State-of-the-art and future directions of high-performance all-digital frequency synthesis in nanometer CMOS

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 7, 2011, Pages 1497-1510

  Staszewski, Robert Bogdan ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

All digital PLL (ADPLL); digitally controlled oscillator (DCO); dithering; phase locked loop (PLL); software PLL; time to digital converter (TDC)

Indexed keywords

FREQUENCY CONVERTERS; FREQUENCY SYNTHESIZERS; PHASE LOCKED LOOPS;

ALL-DIGITAL PLL; DIGITALLY CONTROLLED OSCILLATORS; DITHERING; PHASE LOCKED LOOP (PLL); TIME TO DIGITAL CONVERTERS;

CMOS INTEGRATED CIRCUITS;

EID: 79959791913     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2150890     Document Type: Article

References (45)

1. F. M. Gardner, "Charge-pump phase-locked loops", IEEE Trans. Commun., vol. COMM-28, pp. 1849-1858, Nov. 1980.
2. R. B. Staszewski, "Digital deep-submicron cmos frequency synthesis for RF wireless applications", Ph. D., Univ. Texas, Dallas, 2002.
3. R. B. Staszewski and P. T. Balsara, All-Digital Frequency Synthesizer in Deep-Submicron CMOS. Hoboken, NJ: Wiley, 2006.
4. R. B. Staszewski and P. T. Balsara, "Phase-domain all-digital phaselocked loop", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 3, pp. 159-163, Mar. 2005.
5. R. B. Staszewski, C.-M. Hung, D. Leipold, and P. T. Balsara, "A first multigigahertz digitally controlled oscillator for wireless applications", IEEE Trans. Microw. Theory Tech., vol. 51, no. 11, pp. 2154-2164, Nov. 2003.
6. R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. Balsara, "Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 815-828, Nov. 2003.
7. R. B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and P. T. Balsara, "1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 3, pp. 220-224, Mar. 2006.
8. R. B. Staszewski, K. Muhammad, D. Leipold, C.-M. Hung, Y.-C. Ho, J. L. Wallberg, C. Fernando, K. Maggio, R. Staszewski, T. Jung, J. Koh, S. John, I. Y. Deng, V. Sarda, O. Moreira-Tamayo, V. Mayega, R. Katz, O. Friedman, O. E. Eliezer, E. de-Obaldia, and P. T. Balsara, "All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS", IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278-2291, Dec. 2004.
9. 2 quad-band single-chip GSM radio with transmitter calibration in 90 nm digital CMOS", in Proc. IEEE Solid-State Circuits Conf, Feb. 2008, vol. 607, pp. 208-209.
10. 2 all-digital SAW-less polar transmitter in 65 nm EDGE SOC", in Proc. IEEE Solid-State Circuits Conf, Feb. 2010, pp. 58-59.
11. R. B. Staszewski, K. Waheed, S. Vemulapalli, F. Dulger, J. Walberg, C.-M. Hung, and O. Eliezer, "Spur-free all-digital PLL in 65 nm for mobile phones", in Proc. IEEE Solid-State Circuits Conf, Feb. 2011, pp. 52-53.
12. R. Tonietto, E. Zuffetti, and R. Castello, "A 2 MHz bandwidth low noise RF all digita (Pubitemid 351307634)
13. J. Zhuang, Q. Du, and T. Kwasniewski, "A 4 GHz low complexity ADPLL-based frequency synthesizer in 90 nm CMOS", in Proc. IEEE Custom Integr. Circuits Conf. (CICC), Sep. 2007, pp. 543-546.
14. C.-M. Hsu, M. Z. Strayer, and M. H. Perrott, "A low-noise, wide-BW 3.6 GHz digital ΣΔ fractional-N synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation", in Proc. IEEE Solid-State Circuits Conf, Feb. 2008, pp. 340-341.
15. H.-H. Chang, P.-Y. Wang, J. Zhan, and B.-Y. Hsieh, "A fractional spur-free ADPLL with loop-gain calibration and phase-noise cancellation for GSM/GPRS/EDGE", in Proc. IEEE Solid-State Circuits Conf. (ISSCC), Feb. 2008, pp. 200-606.
16. M. Lee, M. E. Heidari, and A. A. Abidi, "A low-noise, wideband digital phase-locked loop based on a new time-to-digital converter with subpicosecond resolution", in Proc. VLSI Symp. Circuits, Jun. 2008, pp. 112-113.
17. E. Temporiti, C. Weltin-Wu, D. Baldi, R. Tonietto, and F. Svelto, "A 3 GHz fractional all-digital PLL with a 1.8 MHz bandwidth implementing spur reduction techniques", IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 824-834, Mar. 2009.
18. S.-Y. Yang, W.-Z. Chen, and T.-Y. Lu, "A 7.1 mW, 10 GHz all digital frequency synthesizer with dynamically reconfigured digital loop filter in 90 nm CMOS technology", IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 578-586, Mar. 2010.
19. L. Xu, S. Lindfors, K. Stadius, and J. Ryynanen, "A 2.4-GHz lowpower all-digital phase-locked loop", IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1513-1521, Aug. 2010.
20. T. Tokairin, M. Okada, M. Kitsunezuka, T. Maeda, and M. Fukaishi, "A 2.1-to-2.8-GHz low-phase-noise all-digital frequency synthesizer with a time-windowed time-to-digital converter", IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2582-2590, Dec. 2010.
21. H. Mair and L. Xiu, "An architecture of high-performance frequency and phase synthesis", IEEE J. Solid-State Circuits, vol. 35, pp. 835-846, Jun. 2000.
22. H.-H. Chang, S.-M. Lee, C.-W. Chou, Y.-T. Chang, and Y.-L. Cheng, "A 1.6-880 MHz synthesizable ADPLL in 0.13 CMOS", in Proc. IEEE Int. Symp. VLSI Design, Autom., Test (VLSI-DAT), Apr. 2008, pp. 9-12.
23. J. A. Tierno, A. V. Rylyakov, and D. J. Friedman, "A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 nm SOI", IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 42-51, Jan. 2008.
24. N. Da Dalt, E. Thaller, P. Gregorius, and L. Gazsi, "A compact tripleband low-jitter digital LC PLL with programmable coil in 130-nm CMOS", IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1482-1490, Jul. 2005. (Pubitemid 41013119)
25. G. Yu, Y. Wang, H. Yang, and H. Wang, "Fast-locking all digital phaselocked loop with digitally controlled oscillator tuning word estimating and presetting", IET Circuits, Devices, Syst., vol. 4, no. 3, pp. 207-217, May 2010.
26. W.-H. Wu, J. R. Long, and R. B. Staszewski, "A digital ultra-fast acquisition linear frequency modulated PLL for mm-wave FMCW radars", in Proc. IEEE Symp. Radio-Freq. Integr. Technol. (RFIT) Conf., Dec. 2009, pp. 32-35.
27. R. B. Staszewski, J. Wallberg, S. Rezeq, C.-M. Hung, O. Eliezer, S. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, "All-digital PLL and transmitter for mobile phones", IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2469-2482, Dec. 2005.
28. R. B. Staszewski and P. T. Balsara, "All-digital PLL with ultra fast settling", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 2, pp. 181-185, Feb. 2007. (Pubitemid 46477686)
29. S. Akhtar, P. Litmanen, M. Ipek, J. (H.-C.) Lin, S. Pennisi, F.-J. Huang, and R. B. Staszewski, "Analog path for triple band WCDMA polar modulated transmitter in 90 nm CMOS", in Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC), Jun. 2007, pp. 185-188. (Pubitemid 47486648)
30. J.-C. Zhuang, K. Waheed, and R. B. Staszewski, "A technique to reduce phase/frequency modulation bandwidthin apolarRF transmitter", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 2196-2207, Aug. 2010.
31. I. L. Syllaios, P. T. Balsara, and R. B. Staszewski, "Recombination of envelope and phase paths in wideband polar transmitters", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 8, pp. 1891-1904, Aug. 2010.
32. L. Fanori, A. Liscidini, and R. Castello, "3.3 GHz DCO with a frequency resolution of 150 Hz for all-digital PLL", in Proc. IEEE Solid-State Circuits Conf., Feb. 2010, pp. 48-49.
33. S. D. Vamvakos, R. B. Staszewski, M. Sheba, and K. Waheed, "Noise analysis of time-to-digital converter in all-digital PLLs", in Proc. 5th IEEE Dallas Circuits Syst. Workshop: Design, Appl., Integr., Software (DCAS-06), Dallas, TX, Oct. 2006, pp. 87-90.
34. R. B. Staszewski, K. Waheed, S. Vemulapalli, P. Vallur, M. Entezari, and O. Eliezer, "Elimination of spurious noise due to time-to-digital converter", in Proc. 8th IEEE Dallas Circuits Syst. Workshop: Energy Efficient Circuits Syst. (DCAS-09), Oct. 2009, pp. 67-70.
35. R. B. Staszewski, S. Vemulapalli, and K. Waheed, "An all-digital offset PLL architecture", in Proc. 2010 IEEE Radio Freq. Integr. Circuits (RFIC) Symp., May 2010, pp. 17-20.
36. O. Eliezer, B. Staszewski, I. Bashir, S. Bhatara, and P. T. Balsara, "A phase domain approach for mitigation of self-interference in wireless transceivers", IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1436-1453, May 2009.
37. J. Tangudu, S. Gunturi, S. Jalan, J. Janardhanan, R. Ganesan, D. Sahu, K. Waheed, J. Wallberg, and R. B. Staszewski, "Quantization noise improvement of time to digital converter (TDC) for ADPLL", in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 1020-1023.
38. ™) for single-chip GSM radio in 90 nm CMOS", IEEE J. Solid-State Circuits, vol. 45, no. 2, pp. 276-288, Feb. 2010.
39. R. B. Staszewski, J. Wallberg, C.-M. Hung, G. Feygin, M. Entezari, and D. Leipold, "LMS-based calibration of an RF digitally-controlled oscillator for mobile phones", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 3, pp. 225-229, Mar. 2006.
40. R. B. Staszewski, I. Bashir, and O. Eliezer, "RF built-in self test of a wireless transmitter", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 2, pp. 186-190, Feb. 2007. (Pubitemid 46477687)
41. R. B. Staszewski, C. Fernando, and P. T. Balsara, "Event-driven simulation and modeling of phase noise of an RF oscillator", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 4, pp. 723-733, Apr. 2005. (Pubitemid 40608434)
42. T. Wen and T. Kwasniewski, "Phase noise simulation and modeling of ADPLL by systemverilog", in Proc. IEEE Int. Behav. Model. Simul. Workshop (BMAS), Sep. 2008, pp. 29-34.
43. 3rd Generation Partnership Project, Radio Transmission and Reception Technical Specification Group, GSM/EDGE Radio Access Network, 2004, 3GPP TS 05.05, v8.17.0.
44. R. B. Staszewski, D. Leipold, and P. T. Balsara, "Direct frequency modulation of an ADPLL for Bluetooth/GSM with injection pulling elimination", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 6, pp. 339-343, Jun. 2005. (Pubitemid 40986452)
45. R. Staszewski, R. B. Staszewski, and F. Shi, "Software reconfigurable digital phase lock loop architecture", U. S. Patent Application 20080072025, 2008.