Elimination of spurious noise due to time-to-digital converter

Proceedings of the 2009 IEEE Dallas Circuits and Systems Workshop: Energy Efficient Circuits and Systems, DCAS-2009

Volumn , Issue , 2009, Pages 67-70

  Staszewski, Robert Bogdan ^b   Waheed, Khurram ^a   Vemulapalli, Sudheer ^a   Vallur, Prashanth ^a   Entezari, Mitch ^a   Eliezer, Oren ^a  

^a TEXAS INSTRUMENTS   (United States)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ALL DIGITAL PHASE LOCKED LOOP; FINITE RESOLUTION; INTEGER-N; LOOP FILTER; PHASE DETECTION; QUANTIZATION ENERGY; QUANTIZATION NOISE; REFERENCE FREQUENCY; SPURIOUS TONES; TIME TO DIGITAL CONVERTERS;

DELAY CIRCUITS; FUZZY CONTROL; PHASE LOCKED LOOPS;

FREQUENCY CONVERTERS;

EID: 77955367437     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DCAS.2009.5505727     Document Type: Conference Paper

References (15)

1. R. B. Staszewski and P. T. Balsara, All-Digital Frequency Synthesizer in Deep-Submicron CMOS, New Jersey: John Wiley & Sons, Inc., Sept 2006.
2. R. B. Staszewski, K. Muhammad, D. Leipold, et al., "All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS," IEEE Journal of Solid-State Circuits, vol. 39, iss. 12, pp. 2278-2291, Dec. 2004.
3. R. B. Staszewski, J. Wallberg, S. Rezeq, et al., "All-digital PLL and transmitter for mobile phones," IEEE Journal of Soild-State Circuits, vol. 40, iss. 12, pp. 2469-2482, Dec. 2005.
4. 2 quadband single-chip GSM radio with transmitter calibration in 90nm digital CMOS," Proc. of IEEE Solid-State Circuits Conf, sec. 10.5, pp. 208-209, 607, Feb. 2008.
5. O. Eliezer, B. Staszewski, I. Bashir, S. Bhatara, and P. T. Balsara, "A phase domain approach for mitigation of self-interference in wireless transceivers," IEEE Journal af Solid-State Circuits, vol. 44, iss. 5, pp. 1436-1453, May. 2009.
6. S. D. Vamvakos, R. B. Staszewski, M. Sheba, and K. Waheed, "Noise analysis of time-to-digital converter in all-digital PLLs," Proc. of Fifth IEEE Dallas Circuits and Systems Workshop: Design, Application, Integration and Software (DCAS-06), pp. 87 90, Oct. 2006, Dallas, TX.
7. R. Tonietto, E. Zuffetti and R. Castello, "A 2MHz bandwidth low noise RF all digital PLL with 12ps resolution time-to-digital converter," Proc. of European Solid-State Circuits Conf, pp. 150-153, Sept. 2006.
8. C.-M. Hsu, M. Z. Strayer and M. H. Perron, "A low-noise, wide-BW 3.6GHz digital SA fractional-N synthesizer with a noise-shaping timeto-digital converter and quantization noise cancellation," Proc. of IEEE Solid-State Circuits Conf., pp. 340-341, Feb. 2008.
9. C. W. Wu, E. Temporiti, D. Baldi and E Svelto, "A 3GHz fractional-N all-digital PLL with precise time-to-digital converter calibration and mismatch correction," Proc. of IEEE Solid-State Circuits Conf, pp. 344-345, Feb. 2008.
10. M. Lee, M E. Heidari, A. A. Abidi, "A low-noise, wideband digital phase-locked loop based on a new time-to-digital converter with subpicosecond resolution," VLSI Symposium on Circuits, pp. 112 113, June 2008.
11. J. Tangudu, S. Gunturi, S. Jalan, J. Janardhanan, R. Ganesan, D. Sahu, K. Waheed, J. Wallberg, R. B. Staszewski, "Quantization noise improvement of time to digital converter (TDC) for ADPLL," Proc. of 2009 IEEE Intl. Symp. on Circuits and Systems, pp. 1020-1023, May 2009.
12. R. B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and P. T. Balsara, "1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS," IEEE Trans. on Circuits and Systems II, vol. 53, no. 3, pp. 220-224, Mar. 2006.
13. R. B. Staszewski, C. Fernando, and P. T. Balsara, "Event-driven simulation and modeling of phase noise of an RF oscillator," IEEE Trans. on Circuits and Systems I, vol. 52, no. 4, pp. 723 733, Apr. 2005.
14. K. Muhammad, T Murphy, and R. B. Staszewski, "Verification of digital RF processors: RF, analog, baseband, and software," IEEE Journal of Solid-State Circuits, vol. 42, iss. 5, pp. 992 1002, May. 2007.
15. I. L. Syllaios, R. B. Staszewski, and P. T. Balsara, "Time-domain modeling of an RF all-digital PLL," IEEE Trans. on Circuits and Systems II, vol. 55, no. 6, pp. 601-604, Jun. 2008.