Digitally Controlled Oscillator (DCO)-Based Architecture for RF Frequency Synthesis in a Deep-Submicrometer CMOS Process

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 11, 2003, Pages 815-828

  Staszewski, Robert Bogdan ^a   Leipold, Dirk ^a   Muhammad, Khurram ^a   Balsara, Poras T ^b  

^a TEXAS INSTRUMENTS   (United States)

^b UNIVERSITY OF TEXAS AT DALLAS   (United States)

Author keywords

Deep submicrometer CMOS; Digital compensation; Digital control; Digitally controlled oscillator (DCO); Frequency synthesizer

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; DIGITAL CONTROL SYSTEMS; DIGITAL SIGNAL PROCESSING; ELECTRIC POTENTIAL; FREQUENCY SYNTHESIZERS; SILICON; SPURIOUS SIGNAL NOISE; TRANSCEIVERS; TUNING; VOLTAGE CONTROL;

DIGITAL COMPENSATION;

OSCILLATORS (ELECTRONIC);

EID: 0344512371     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2003.819128     Document Type: Article

References (15)

1. R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, "A first digitally controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications," in Proc. 2003 IEEE Radio Frequency Integrated Circuits (RFIC) Symp., sec. MO4B-2, June 2003, pp. 81-84.
2. G. K. Dehng, C. Y. Yang, and J. M. Hsu et al., "A 900-MHz 1-V CMOS frequency synthesizer," IEEE J. Solid-State Circuits, vol. 35, pp. 1211-1214, Aug. 2000.
3. J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, "An all-digital phase-locked loop with 50-cycle lock time suitable for high performance microprocessors," J. Solid-State Circuits, vol. 30, pp. 412-422, Apr. 1995.
4. R. E. Best, Phase Locked Loops: Design, Simulation and Applications, 3rd ed. New York: McGraw-Hill, 1997.
5. M. H. Perrott, M. D. Trott, and C. G. Sodini, "A modeling approach for Σ-Δ fractional-N frequency synthesizers allowing straightforward noise analysis," IEEE J. Solid-State Circuits, vol. 37, pp. 1028-1038, Aug. 2002.
6. R. B. Staszewski, D. Leipold, and P. T. Balsara, "Just-in-time gain estimation of an RF digitally controlled oscillator for digital direct frequency modulation," IEEE Trans. Circuits Syst. II, vol. 50, pp. 887-892, Nov. 2003.
7. F. M. Gardner, "Interpolation in digital modems - part I: fundamentals," IEEE Trans. Commun., vol. 41, pp. 501-507, Mar. 1993.
8. T. H. Lee and A. Hajimiri, "Oscillator phase noise: a tutorial," IEEE J. Solid-State Circuits, vol. 35, pp. 326-336, Mar. 2000.
9. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 35, pp. 326-336, Feb. 1998.
10. _, The Design of Low Noise Oscillators. Norwell, MA: Kluwer, 1999.
11. J. C. Candy and G. C. Temes, "Oversampling methods for A/D and D/A conversion," in Oversampling Delta-Sigma Data Conveners. Piscataway, NJ: IEEE Press, 1991.
12. B. Miller and R. J. Conley, "A multiple modulator fractional divider," IEEE Trans. Instrum. Meas., vol. 40, pp. 578-583, June 1991.
13. Y. Matsua et al., "A 16-bit Oversampling A/D conversion technology using triple integration noise shaping," IEEE J. Solid-State Circuits, vol. SC-22, pp. 921-929, Dec. 1987.
14. R. E. Radke, A. Eshraghi, and T. S. Fiez, "A 14-bit current-mode Σ-Δ DAC based upon rotated data weighted averaging," IEEE J. Solid-State Circuits, vol. 35, pp. 1074-1084, Aug. 2000.
15. A. Kajiwara and M. Nakagawa, "A new PLL frequency synthesizer with high switching speed," IEEE Trans. Veh. Technol., vol. 41, pp. 407-413, Nov. 1992.