Phase-Domain All-Digital Phase-Locked Loop

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 52, Issue 3, 2005, Pages 159-163

  Staszewski, Robert Bogdan ^a   Balsara, Poras T ^b  

^a Texas in struments Incorporated   (United States)

^b UNIVERSITY OF TEXAS AT DALLAS   (United States)

Author keywords

All digital phase locked loop (ADPLL); Bluetooth; Global System for Mobile communications (GSM); phase domain; PLL; synchronous; wireless

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL FILTERS; DIGITAL INTEGRATED CIRCUITS; FREQUENCY SYNTHESIZERS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; VARIABLE FREQUENCY OSCILLATORS; WIRELESS TELECOMMUNICATION SYSTEMS;

ALL DIGITAL PHASED LOCKED LOOP (ADPLL); BLUETOOTH RADIO; LOOP FILTER; PHASE DOMAIN;

PHASE LOCKED LOOPS;

EID: 15944399705     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2004.842067     Document Type: Article

References (9)

1. R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. Balsara, “Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process,” IEEE Trans. Circuits Syst. II, vol. 50, no. 11, pp. 815–828, Nov. 2003.
2. R. B. Staszewski, C.-M. Hung, D. Leipold, and P. T. Balsara, “A first multigigahertz digitally controlled oscillator for wireless applications,” IEEE Trans. Microwave Theory Tech., vol. 51, no. 11, pp. 2154–2164, Nov. 2003.
3. B. Staszewski, C.-M. Hung, K. Maggio, J. Wallberg, D. Leipold, and P. Balsara, “All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13-μm CMOS,” in Proc. IEEE Solid-State Circuits Conf., vol. 527, sec. 15.3, Feb. 2004, pp. 272–273.
4. R. E. Best, Phase Locked Loops: Design, Simulation and Applications, 2nd ed. New York: McGraw-Hill, 1993.
5. A. Kajiwara and M. Nakagawa, “A new PLL frequency synthesizer with high switching speed,” IEEE Trans. Veh. Technol., vol. 41, no. 4, pp. 407–413, Nov 1992.
6. R. B. Staszewski, D. Leipold, and P. T. Balsara, “Just-in-time gain estimation of an RF digitally controlled oscillator for digital direct frequency modulation,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 887–892, Nov. 2003.
7. F. M. Gardner, “Charge-pump phase-locked loops,” IEEE Trans. Commun., vol. COM-28, pp. 1849–1858, Nov. 1980.
8. J. P. Hein and J. W. Scott, “z-domain model for discrete-time PLLs,” IEEE Trans. Circuits Syst., vol. 35, no. 11, pp. 1393–1400, Nov. 1988.
9. R. B. Staszewski, C. Fernando, and P. T. Balsara, “Event-driven simulation and modeling of an RF oscillator,” in Proc. 2004 IEEE Int. Symp. Circuits Systems, May 2004, pp. IV-641-IV-644.