All-digital PLL and transmitter for mobile phones

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 12, 2005, Pages 2469-2480

  Staszewski, Robert Bogdan ^a,b   Wallberg, John L ^a,b   Rezeq, Sameh ^a,b   Hung, Chih Ming ^a,b   Eliezer, Oren E ^a,b,c   Vemulapalli, Sudheer K ^a,b   Fernando, Chan ^a,b   Maggio, Ken ^a,b   Staszewski, Roman ^a,b   Barton, Nathen ^a,b   Lee, Meng Chang ^a,b   Cruise, Patrick ^b   Entezari, Mitch ^b   Muhammad, Khurram ^b,d   Leipold, Dirk ^b,d  

^a IEEE   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c RFCMOS Group   (United States)

^d Digital RF Processor (DRP) Group   (United States)

Author keywords

All digital; Cellular; Deep submicron CMOS; Digital control; Digitally controlled oscillator (DCO); Frequency synthesizer; GSM; Mobile phones; MOS varactor; Sigma delta modulator; Voltage controlled oscillators (VCOs)

Indexed keywords

DEEP-SUBMICRON CMOS; DIGITAL CONTROL; DIGITALLY CONTROLLED OSCILLATOR (DCO); FREQUENCY SYNTHESIZER; MOBILE PHONES; SIGMA-DELTA MODULATOR; VOLTAGE-CONTROLLED OSCILLATORS (VCOS);

CMOS INTEGRATED CIRCUITS; ELECTRIC CONVERTERS; FREQUENCY MODULATION; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MASKS; MOBILE TELECOMMUNICATION SYSTEMS; MOS DEVICES; OSCILLATORS (ELECTRONIC); TRANSMITTERS;

PHASE LOCKED LOOPS;

EID: 29044450495     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.857417     Document Type: Conference Paper

References (21)

1. W. Krenik, D. Buss, and P. Rickert, "Cellular handset integration - SIP vs. SOC," in Proc. IEEE Custom Integrated Circuits Conf., Oct. 2004, pp. 63-70.
2. A. A. Abidi, "RF CMOS comes of age," IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 549-561, Apr. 2004.
3. B. Staszewski, C.-M. Hung, K. Maggio, J. Wallberg, D. Leipold, and P. Balsara, "All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13 μm CMOS," in Proc. IEEE Solid-State Circuits Conf., Feb. 2004, pp. 272-273.
4. R. B. Staszewski, J. Wallberg, S. Rezeq, C.-M. Hung, O. Eliezer, S. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, "All-digital PLL and GSM/EDGE transmitter in 90 nm CMOS," in Proc. IEEE Solid-State Circuits Conf., Feb. 2005, pp. 316-317.
5. T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, D. Koh, D. Ripley, F. Balteanu, and I. Gheorghe, "Quad-band GSM/GPRS/EDGE polar loop transmitter," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2179-2189, Dec. 2004.
6. M. R. Elliott, T. Montalvo, B. P. Jeffries, F. Murden, J. Strange, A. Hill, S. Nandipaku, and J. Harrebek, "A polar modulator transmitter for GSM/EDGE," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2190-2199, Dec. 2004.
7. R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, "A first digitally-controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., Jun. 2003, pp. 81-84.
8. R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. Balsara, "Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 11, pp. 815-828, Nov. 2003.
9. R. B. Staszewski, D. Leipoli, and P. T. Balsara, "Just-in-time gain estimation of an RF digitally-controlled oscillator for digital direct frequency modulation," IEEE Trans. Circuits Syst. Il, Analog Digit. Signal Process., vol. 50, no. 11, pp 887-892, Nov. 2003.
10. R. B. Staszewski, K. Muhammad, D. Leipold, C.-M. Hung, Y.-C. Ho, J. L. Wallberg, C. Fernando, K Maggio, R. Staszewski, T. Jung, J. Koh, S. John, I. Y. Deng, V. Sarda, O. Moreira-Tamayo, V. Mayega, R. Katz, O. Friedman, O. E. Eliezer, E. de-Obaldia, and P. T. Balsara, "All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS, " IEEE J, Solid-State Circuits, vol. 39, no. 12, pp. 2278-2291, Dec. 2004.
11. K. Muhammad, D. Leipold B. Staszewski, Y.-C. Ho, C.-M. Hung, K. Maggio, C. Fernando, T. Jung, J. Wallberg, J.-S. Koh, S. John, I. Deng, O. Moreira, R. Staszewski, R Katz, and O. Friedman, "A discrete-time Bluetooth receiver in a 0.13 μm digital CMOS process," in Proc. IEEE Solid-State Circuits Conf., Feb. 2004, pp. 268-269.
12. R. B. Staszewski, "Digital Deep-Submicron CMOS Frequency Synthesis for RF Wireless Appl cations," Ph.D. dissertation, Univ. of Texas at Dallas, Aug. 2002.
13. R. B. Staszewski, C. Fernar do, and P. T. Balsara, "Event-driven simulation and modeling of pha se noise of an RF oscillator," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 4, pp. 723-733, Apr. 2005.
14. S. R. Norsworthy, D. A. Rich, and T. R. Viswanathan, "A minimal multibit digital noise shapi ig architecture," in Proc. IEEE Int. Symp. Circuits and Systems, 1996, pp. 5-8.
15. E. Hegazi, H. Sjoland, and A. A. Abidi, "A filtering technique to lower LC oscillator phase noise,"IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921-1930, Dec. 2001.
16. R. B. Staszewski, C.-M. Hung, D. Leipold, and P. T. Balsara, "A first multigigahertz digitally controlled oscillator for wireless applications," IEEE Trans. Microw. Theory Tech., vol. 51, no. 11, pp. 2154-2164, Nov. 2003.
17. R. E. Best, Phase Locked Liops: Design, Simulation and Applications, 2nd ed. New York: McGraw-Hill, 1993.
18. A. Kajiwara and M. Nakagawa, "A new PLL frequency synthesizer with high switching speed," IEEE Trans. Veh. Technol., vol. 41, no. 4, pp. 407-413, Nov. 1992.
19. R. B. Staszewski and P. T. Balsara, "Phase-domain all-digital phaselocked loop," IEEE Trans. circuits Syst. II, Exp. Briefs, vol. 52, no. 3, pp. 159-163, Mar. 2005.
20. J. P. Hein and J. W. Scott, "z-domain model for discrete-time PLL's," IEEE Trans. Circuits Syst., vol. 35, no. 11, pp. 1393-1400, Nov. 1988.
21. R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, "TDC-based frequency synthesizer for wireless applications," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., Jun. 2004, pp. 215-218.