All-Digital Frequency Synthesizer in Deep-Submicron CMOS

All-Digital Frequency Synthesizer in Deep-Submicron CMOS

Volumn , Issue , 2005, Pages 1-261

  Staszewski, Robert Bogdan ^a   Balsara, Poras T ^b  

^a TEXAS INSTRUMENTS   (United States)

^b UNIVERSITY OF TEXAS AT DALLAS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84889447760     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1002/0470041951     Document Type: Book

References (91)

1. R. B. Staszewski, Digital deep-submicron CMOS frequency synthesis for RF wireless applications, Ph.D. dissertation, University of Texas at Dallas, Aug. 2002.
2. R. B. Staszewski and S. Kiriaki, Top-down simulation methodology of a 500 MHz mixed-signal magnetic recording read channel using standard VHDL, Proceedings of the Behavioral Modeling and Simulation Conference, sec. 3.2, Oct. 1999.
3. R. B. Staszewski, C. Fernando, and P. T. Balsara, Event-driven simulation and modeling of phase noise of an RF oscillator, IEEE Transactions on Circuits and Systems I, vol. 52, no. 4, pp. 723-733, Apr. 2005.
4. B. Razavi, RF Microelectronics, Prentice Hall, Upper Saddle River, NJ, 1998.
5. J. Craninckx and M. Steyaert, Wireless CMOS Frequency Synthesizer Design, Kluwer Academic, Norwell, MA, 1998.
6. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, Cambridge, 1998.
7. T. C. Weigandt, B. Kim, and P. R. Gray, Analysis of timing jitter in CMOS ring oscillators, Proceedings of the IEEE Symposium on Circuits and Systems, pp. 27-30, 1994.
8. V. Reinhardt, K. Gould, K. McNab, and M. Bustamante, A short survey of frequency synthesizer techniques, Proceedings of the 40th Annual Frequency Control Symposium, pp. 355-365, May 1986.
9. J. Tierney, C. M. Radar, and B. Gold, A digital frequency synthesizer, IEEE Transactions on Audio Electroaccoustics, vol. 19, pp. 48-57, Mar. 1971.
10. L. K. Tan and H. Samueli, A 200 MHz quadrature digital synthesizer/mixer in 0.8 mm CMOS, IEEE Journal of Solid-State Circuits, vol. 30, no. 3, pp. 193-200, Mar. 1995.
11. W. F. Egan, Frequency Synthesis by Phase Lock, Wiley, New York, 2000.
12. W. F. Egan, Phase Lock Basics, Wiley, New York, 1998.
13. S. T. Lee, S. J. Fang, D. J. Allstot, A. Bellaouar, A. R. Fridi, and P. A. Fontaine, A quadband GSM-GPRS transmitter with digital auto-calibration, IEEE Journal of Solid-State Circuits, vol. 39, no. 12, pp. 2200-2214, Dec. 2004.
14. A. N. Hafez and M. I. Elmasry, A low power monolithic subsampled phase-locked loop architecture for wireless transceivers, Proceedings of the IEEE Symposium on Circuits and Systems, vol. 2, pp. 549-552, May-June 1999.
15. B. Razavi, Challenges in the design of frequency synthesizers for wireless applications, Proceedings of the Custom Integrated Circuits Conference, pp. 395-402, 1997.
16. K. Muhammad, R. B. Staszewski, and P. T. Balsara, Challenges in integrated CMOS transceivers for short distance wireless, Proceedings of the Great Lakes Symposium on VLSI, Mar. 2001.
17. I. Elahi, Robust receiver design using digitally intensive techniques to overcome analog impairments, Ph.D. dissertation, Department of Electrical Engineering, University of Texas at Dallas, Nov. 2005.
18. T. S. Rappaport, Wireless Communications: Principles and Practice, Prentice Hall, Upper Saddle River, NJ, 1996.
19. M. Bopp et al., A DECT transceiver chip set using SiGe technology, Proceedings of the IEEE Solid-State Circuits Conference, sec. MP4.2, pp. 68-69, 447, Feb. 1999.
20. B. Zhang and P. Allen, Feed-forward compensated high switching speed digital phaselocked loop frequency synthesizer, Proceedings of the IEEE Symposium on Circuits and Systems, vol. 4, pp. 371-374, 1999.
21. F. M. Gardner, Charge-pump phase-locked loops, IEEE Transactions on Communications, vol. 28, pp. 1849-1858, Nov. 1980.
22. D. H. Wolaver, Phase-Locked Loop Circuit Design, Prentice Hall, Englewood Cliffs, NJ, 1993.
23. W. B. Wilson, U. K. Moon, K. R. Lakshmikumar, and L. Dai, A CMOS self-calibrating frequency synthesizer, IEEE Journal of Solid-State Circuits, vol. 35, no. 10, pp. 1437-1444, Oct. 2000.
24. I. C. Hwang, S. H. Song, and S. W. Kim, A digitally controlled phase-locked loop with a digital phase-frequency detection for fast acquisition, IEEE Journal of Solid-State Circuits, vol. 36, no. 10, pp. 1574-1581, Oct. 2001.
25. T. P. Kenny, T. A. Riley, N. M. Filiol, and M. A. Copeland, Design and realization of a digital delta-sigma modulator for fractional-N frequency synthesis, IEEE Transactions on Vehicular Technology, vol. 48, no. 2, pp. 510-521, Mar. 1999.
26. B. Miller and R. J. Conley, A multiple modulator fractional divider, IEEE Transactions on Instrumentation and Measurement, vol. 40, no. 3, pp. 578-583, June 1991.
27. T. Riley, M. Copeland, and T. Kwasniewski, Delta-sigma modulation in fractional-N frequency synthesis, IEEE Journal of Solid-State Circuits, vol. 28, no. 5, pp. 553-559, May 1993.
28. Y. Matsua, K. Uchimura, A. Iwata, T. Kobayashi, M. Ishikawa, and T. Yoshitome, A 16-bit oversampling A/D conversion technology using triple integration noise shaping, IEEE Journal of Solid-State Circuits, vol. 22, pp. 921-929, Dec. 1987.
29. M. H. Perrott, T. Tewksbury, and C. Sodini, A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation, IEEE Journal of Solid-State Circuits, vol. 32, no. 12, pp. 2048-2060, Dec. 1997.
30. W. T. Bax and M. A. Copeland, A GMSK modulator using a DS frequency discriminatorbased synthesizer, IEEE Journal of Solid-State Circuits, vol. 36, no. 8, pp. 1218-1227, Aug. 2001.
31. H. Brugel and P. F. Driessen, Variable bandwidth DPLL bit synchronizer with rapid acquisition implemented as a finite state machine, IEEE Transactions on Communications, vol. 42, pp. 2751-2759, Sept. 1994.
32. J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, An all-digital phase-locked loop with 50-cycle lock time suitable for high performance microprocessors, IEEE Journal of Solid-State Circuits, vol. 30, pp. 412-422, Apr. 1995.
33. R. E. Best, Phase Locked Loops: Design, Simulation and Applications, 3rd ed., McGraw-Hill, New York, 1997.
34. T. Y. Hsu, B. J. Shieh, and C. Y. Lee, An all-digital phase-locked loop (ADPLL)-based clock recovery circuit, IEEE Journal of Solid-State Circuits, vol. 34, pp. 1063-1073, Aug. 1999.
35. M. Olivieri and A. Trifiletti, An all-digital clock generator firm-core based on differential fine-tuned delay for reusable microprocessor cores, Proceedings of the IEEE Symposium on Circuits and Systems, vol. 4, pp. 638-641, 2001.
36. A. Kajiwara and M. Nakagawa, A new PLL frequency synthesizer with high switching speed, IEEE Transactions on Vehicular Technology, vol. 41, no. 4, pp. 407-413, Nov. 1992.
37. T. H. Lee, CMOS RF: (still) no longer an oxymoron, Proceedings of the Symposium on Radio Frequency Integrated Circuits, pp. 3-6, 1999.
38. A. A. Abidi, Wireless transceivers in CMOS IC technology: the new wave, Proceedings of the Symposium on VLSI Technology, pp. 151-158, 2000.
39. J. N. Burghartz, M. Hargrove, C. S. Webster, et al., RF potential of a 0.18-mm CMOS logic device technology, IEEE Transactions on Electron Devices, vol. 47, no. 4, pp. 864-870, Apr. 2000.
40. H. Iwai, CMOS technology for RF applications, Proceedings of the 22nd International Conference on Microelectronics, vol. 1, pp. 27-34, May 2000.
41. J. T. Wu, M. J. Chen, and C. C. Hsu, A 2 V 900 MHz CMOS phase-locked loop, Proceedings of the IEEE Symposium on VLSI Circuits, pp. 52-53, June 1998.
42. Q. Huang, P. Orsatti, and F. Piazza, GSM transceiver front-end circuits in 0.25-mm CMOS, IEEE Journal of Solid-State Circuits, vol. 34, no. 3, pp. 292-303, Mar. 1999.
43. J. L. Tham, M. A. Margarit, B. Pregardier, C. Hull, R. Magoon, and F. Carr, A 2.7-V 900-MHz/1.9-GHz dual-band transceiver IC for digital wireless communication, IEEE Journal of Solid-State Circuits, vol. 34, no. 3, pp. 286-291, Mar. 1999.
44. B. Murmann and B. E. Boser, Digitally Assisted Pipeline ADCs: Theory and Implementation, Kluwer Academic, Norwell, MA, 2004.
45. GS40 0.11-mm CMOS standard cell/gate array, in Texas Instruments Application Specific Integrated Circuits Macro Library Summary, Version 1.0, Jan. 2001.
46. Specification of the BLUETOOTH System, Version 1.1, www.bluetooth.com, Feb. 22, 2001.
47. G. K. Dehng, C. Y. Yang, J. M. Hsu, and S-I. Liu, A 900-MHz 1-V CMOS frequency synthesizer, IEEE Journal of Solid-State Circuits, vol. 35, no. 8, pp. 1211-1214, Aug. 2000.
48. The National Technology Roadmap for Semiconductors, Semiconductor Industries Association, San Jose, CA, 1997.
49. N. K. Verghese, T. J. Schmerbeck, and D. J. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits, Kluwer Academic, Norwell, MA, 1995.
50. R. B. Staszewski, C.-M. Hung, D. Leipold, and P. T. Balsara, A first multigigahertz digitally controlled oscillator for wireless applications, IEEE Transactions on Microwave Theory and Techniques, vol. 51, no. 11, pp. 2154-2164, Nov. 2003.
51. C. L. Huang and N. D. Arora, Measurements and modeling of MOSFET I-V characteristics with polysilicon depletion effect, IEEE Transactions on Electron Devices, vol. 40, no. 12, pp. 2330-2337, Dec. 1993.
52. C.-M. Hung, B. A. Floyd, N. Park, and K. O. Kenneth, Fully integrated 5.35-GHz CMOS VCOs and prescalers, IEEE Transactions on Microwave Theory and Techniques, vol. 49, no. 1, pp. 17-22, Jan. 2001.
53. E. Hegazi, J. Rael, and A. Abidi, The Designer's Guide to High-Purity Oscillators, Kluwer Academic, Norwell, MA, 2005.
54. J. B. Shyu, G. C. Temes, and F. Krummenacher, Random error effects in matched MOS capacitors and current sources, IEEE Journal of Solid-State Circuits, vol. 19, pp. 948-955, Dec. 1984.
55. S. H. Lee and B. S. Song, Digital-domain calibration of multistep analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol. 27, pp. 1679-1688, Dec. 1992.
56. R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. Balsara, Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process, IEEE Transactions on Circuits and Systems II, vol. 50, no. 11, pp. 815-828, Nov. 2003.
57. M. H. Perrott, M. D. Trott, and C. G. Sodini, A modeling approach for S-D fractional-N frequency synthesizers allowing straightforward noise analysis, IEEE Journal of Solid-State Circuits, vol. 37, no. 8, pp. 1028-1038, Aug. 2002.
58. R. B. Staszewski, D. Leipold, and P. T. Balsara, Just-in-time gain estimation of an RF digitally-controlled oscillator for digital direct frequency modulation, IEEE Transactions on Circuits and Systems II, vol. 50, no. 11, pp. 887-892, Nov. 2003.
59. T. H. Lee and A. Hajimiri, Oscillator phase noise: a tutorial, IEEE Journal of Solid-State Circuits, vol. 35, no. 3, pp. 326-336, Mar. 2000.
60. A. Hajimiri and T. H. Lee, A general theory of phase noise in electrical oscillators, IEEE Journal of Solid-State Circuits, vol. 35, no. 3, pp. 326-336, Feb. 1998.
61. A. Hajimiri and T. H. Lee, The Design of Low Noise Oscillators, Kluwer Academic, Norwell, MA, 1999.
62. J. C. Candy and G. C. Temes, Oversampling methods for A/D and D/A conversion, in Oversampling Delta-Sigma Data Converters, IEEE Press, New York, 1991.
63. R. E. Radke, A. Eshraghi, and T. S. Fiez, A 14-bit current-mode S-D DAC based upon rotated data weighted averaging, IEEE Journal of Solid-State Circuits, vol. 35, no. 8, pp. 1074-1084, Aug. 2000.
64. F. M. Gardner, Interpolation in digital modems, part I: fundamentals, IEEE Transactions on Communications, vol. 41, no. 3, pp. 501-507, Mar. 1993.
65. R. B. Staszewski and P. T. Balsara, Phase-domain all-digital phase-locked loop, IEEE Transactions on Circuits and Systems II, vol. 52, no. 3, pp. 159-163, Mar. 2005.
66. P. Dudek, S. Szczepanski, and J. Hatfield, A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line, IEEE Journal of Solid-State Circuits, vol. 35, no. 2, pp. 240-247, Feb. 2000.
67. R. B. Staszewski, K. Muhammad, D. Leipold, C.-M. Hung, Y.-C. Ho, J. L. Wallberg, C. Fernando, K. Maggio, R. Staszewski, T. Jung, J. Koh, S. John, I. Y. Deng, V. Sarda, O. Moreira-Tamayo, V. Mayega, R. Katz, O. Friedman, O. E. Eliezer, E. de-Obaldia, and P. T. Balsara, All-digital TX frequency synthesizer and discrete-time receiver for BLUETOOTH radio in 130-nm CMOS, IEEE Journal of Solid-State Circuits, vol. 39, no. 12, pp. 2278-2291, Dec. 2004.
68. B. N. Nikolic, V. G. Oklobdzija, V. Stajonovic, W. Jia, J. Chiu, and M. Leung, Improved sense-amplifier-based flip-flop: design and measurements, IEEE Journal of Solid-State Circuits, vol. 35, no. 6, pp. 876-884, June 2000.
69. T. J. Gabara, G. J. Cyr, and C. E. Stroud, Metastability of CMOS master/slave flip-flops, IEEE Transactions on Circuits and Systems II, vol. 39, no. 10, pp. 734-740, Oct. 1992.
70. C. Brown and K. Feher, Measuring metastability and its effect on communication signal processing systems, IEEE Transactions on Instrumentation and Measurement, vol. 46, no. 1, pp. 61-64, Feb. 1997.
71. R. B. Staszewski, K. Muhammad, and P. Balsara, A 550-Msample/s 8-tap FIR digital filter for magnetic recording read channels, IEEE Journal of Solid-State Circuits, vol. 35, pp. 1205-1210, Aug. 2000.
72. K. Muhammad, R. B. Staszewski, and P. T. Balsara, Speed, power, area, and latency tradeoffs in adaptive FIR filtering for PRML read channels, IEEE Transactions on VLSI Systems, vol. 9, no. 1, pp. 42-51, Feb. 2001.
73. R. B. Staszewski, K. Muhammad, and P. T. Balsara, A constrained asymmetry LMS algorithm for PRML disk drive read channels, IEEE Transactions on Circuits and Systems II, vol. 48, pp. 793-798, Aug. 2001.
74. B. Razavi, Design of monolithic phase-locked loops and clock recovery circuits: a tutorial, in Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design, IEEE Press, New York, 1996.
75. T. Riley, N. Filiol, Q. Du, and J. Kostamovaara, Techniques for in-band phase noise reduction in SD synthesizers, IEEE Transactions on Circuits and Systems II, vol. 50, no. 11, pp. 794-803, Nov. 2003.
76. E. Duvivier, G. Puccio, S. Cipriani, L. Carpineto, P. Cusinato, B. Bisanti, F. Galant, F. Chalet, F. Coppola, S. Cercelaru, N. Vallespin, J. Jiguet, and G. Sirna, A fully integrated zero-IF transceiver for GSM-GPRS quad-band application, IEEE Journal of Solid-State Circuits, vol. 38, no. 12, pp. 2249-2257, Dec. 2003.
77. F. Spagna, Phase locked loop using delay compensation techniques, Proceedings of the IEEE Symposium on Computers and Communications, pp. 417-423, 2000.
78. F. M. Gardner, Phaselock Techniques, Wiley, New York, 1979.
79. T. M. Almeida and M. S. Piedade, High performance analog and digital PLL design, Proceedings of the IEEE Symposium on Circuits and Systems, vol. 4, pp. 394-397, 1999.
80. R. B. Staszewski, G. Shriki, and P. T. Balsara, All-digital PLL with ultrafast acquisition, Proceedings of the IEEE Asian Solid-State Circuits Conference, Taipei, Taiwan, sec. 11-7, pp. 289-292, Nov. 2005.
81. J. Lee and B. Kim, A 200 MHz low jitter adaptive bandwidth PLL, Proceedings of the IEEE Solid-State Circuits Conference, sec. WA20.1, pp. 346-347, 477, Feb. 1999.
82. H. Sato, K. Kato, and T. Sase, A fast pull-in PLL IC using two-mode pull-in technique, Electronics and Communications in Japan, pt. 2, vol. 75, no. 3, pp. 41-50, 1992.
83. R. B. Staszewski, D. Leipold, and P. T. Balsara, Direct frequency modulation of an ADPLL for BLUETOOTH/GSM with injection pulling elimination, IEEE Transactions on Circuits and Systems II, vol. 52, no. 6, pp. 339-343, June 2005.
84. B. Razavi, A study of injection pulling and locking in oscillators, Proceedings of the 2003 IEEE Custom Integrated Circuits Conference, pp. 305-312, Sept. 2003.
85. T. Sowlati, C. A. Salama, J. Sitch, G. Rabjohn, and D. Smith, Low voltage, high efficiency GaAs class E power amplifiers for wireless transmitters, IEEE Journal of Solid-State Circuits, vol. 30, no. 10, pp. 1074-1080, Oct. 1995.
86. N. J. Kasdin, Discrete simulation of colored noise and stochastic processes and 1/( f a) power law noise generation, Proceedings of the IEEE, vol. 8, no. 5, pp. 802-827, May 1995.
87. S. R. Norsworthy, D. A. Rich, and T. R. Viswanathan, A minimal multibit digital noise shaping architecture, Proceedings of 1996 IEEE International Symposium on Circuits and Systems, pp. 5-8, 1996.
88. W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C, 2nd ed., Cambridge University Press, Cambridge, 1994.
89. U.-K. Moon, K. Mayaram, and J. T. Stonick, Spectral analysis of time-domain phase jitter measurements, IEEE Transactions on Circuits and Systems II, vol. 49, pp. 321-327, May 2002.
90. A. Zanchi, A. Bonfanti, S. Levantino, and C. Samori, General SSCR vs. cycle-to-cycle jitter relationship with application to the phase noise in PLL, Proceedings of the Southwest Symposium on Mixed-Signal Design, pp. 32-37, Feb. 2001.
91. A. J. Acosta, A. Barriga, M. Valencia, M. Bellido, and J. L. Huertas, Modeling of real bistables in VHDL, Proceedings of the European Design Automation Conference, pp. 460-465, Sept. 1993.