All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 12, 2004, Pages 2278-2291

  Staszewski, Robert Bogdan ^a   Muhammad, Khurram ^a   Leipold, Dirk ^a   Hung, Chih Ming ^a   Ho, Yo Chuol ^a   Wallberg, John L ^a   Fernando, Chan ^a   Maggio, Ken ^a   Staszewski, Roman ^a   Jung, Tom ^a   Koh, Jinseok ^a   John, Soji ^a   Deng, Irene Yuanying ^a   Sarda, Vivek ^a   Moreira Tamayo, Oscar ^a   Mayega, Valerian ^a   Katz, Ran ^a   Friedman, Ofer ^a   Eliezer, Oren Eytan ^a   De Obaldia, Elida ^a   Balsara, Poras T ^b   more..

^a TEXAS INSTRUMENTS   (United States)

^b UNIVERSITY OF TEXAS AT DALLAS   (United States)

Author keywords

All digital; Bluetooth; Direct sampling; Discrete time; Frequency modulation; Frequency synthesizers; Phase domain; Phase locked loops; Radio receivers; Radio transmitters; Sampled data circuits; Single chip; System on chip (SoC); Tranceivers

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL DEVICES; ELECTRIC POTENTIAL; FREQUENCY MODULATION; NATURAL FREQUENCIES; PHASE LOCKED LOOPS; RADIO RECEIVERS; RADIO TRANSMITTERS; RADIO WAVES; TRANSCEIVERS;

ALL DIGITAL TX FREQUENCY SYNTHESIZERS; BLUETOOTH RADIO; DIRECT SAMPLING; DISCRETE-TIME RECEIVERS; PHASE DOMAIN; SAMPLED DATA CIRCUITS; SINGLE CHIPS; SYSTEM-ON-CHIP (SOC);

FREQUENCY SYNTHESIZERS;

EID: 10444260492     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.836345     Document Type: Conference Paper

References (23)

1. B. Staszewski, C.-M. Hung, K. Maggio, J. Wallberg, D. Leipold, and P. Balsara, "All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 527, Feb. 2004, pp. 272-273.
2. K. Muhammad, D. Leipold, and B. Staszewski et al., "A discrete-time Bluetooth receiver in a 0.13 μm digital CMOS process," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, vol. 527, Feb. 2004, pp. 268-269.
3. R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, "A first digitally-controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., June 2003, pp. 81-84.
4. R. B. Staszewski, C.-M. Hung, D. Leipold, and P. T. Balsara, "A first multigigahertz digitally controlled oscillator for wireless applications," IEEE Trans. Microwave Theory Tech., vol. 51, pp. 2154-2164, Nov. 2003.
5. R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. Balsara, "Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis in a deep-submicrometer CMOS process," IEEE Trans. Circuits Syst. II, vol. 50, pp. 815-828, Nov. 2003.
6. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 35, pp. 326-336, Feb. 1998.
7. A. Kajiwara and M. Nakagawa, "A new PLL frequency synthesizer with high switching speed," IEEE Trans. Vehicular Technol., vol. 41, pp. 407-413, Nov. 1992.
8. P. Dudek, S. Szczepanski, and J. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line," IEEE J. Solid-State Circuits, vol. 35, pp. 240-247, Feb. 2000.
9. R. B. Staszewski, D. Leipold, and P. T. Balsara, "Just-in-time gain estimation of an RF digitally-controlled oscillator for digital direct frequency modulation," IEEE Trans. Circuits Syst. II, vol. 50, pp. 887-892, Nov. 2003.
10. R. B. Staszewski, D. Leipold, C.-M. Hung, and P. T. Balsara, "TDC-based frequency synthesizer for wireless applications," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., June 2004. pp. 215-218.
11. M. Bopp et al., "A DECT transceiver chip set using SiGe technology," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1999, pp. 68-69.
12. M. H. Perrott, T. L. Tewksbury, and C. G. Sodini et al., "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, pp. 2048-2060, Dec. 1997.
13. W. T. Bax and M. A. Copeland, "A GMSK modulator using a AS frequency discriminator-based synthesizer," IEEE J. Solid-State Circuits, vol. 36, pp. 1218-1227, Aug. 2001.
14. S. Karvonen, T. Riley, and J. Kostamovaara, "A low noise quadrature subsampling mixer," in Proc. IEEE Int. Symp. Circuits and Systems, 2001, pp. 790-793.
15. S. Lindfors, A. Parssinen, and K. A. Halonen, "A 3-V 230-MHz CMOS decimation subsampler," IEEE Trans. Circuits Syst. II, vol. 50, pp. 105-117, Mar. 2003.
16. G. T. Uehara and P. R. Grey, "Parallelism in analog and digital PRML magnetic disk read channel equalizers," IEEE Trans. Magn., vol. 31, pp. 1174-1179, Mar. 1995.
17. K. Muhammad, R. B. Staszewski, and C.-M. Hung, "Joint common mode voltage and differential offset voltage control scheme in a low-IF receiver," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., June 2004, pp. 405-408.
18. G. Gomez and B. Haroun, "A 1.5 V 2.4/2.9 mW 79/50 dB DR ∑δ modulator for GSM/WCDMA in a 0.13 μm digital process," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, pp. 242-243.
19. J. Koh, K. Muhammad, B. Staszewski, G. Gomez, and B. Horoun, "A sigma-delta ADC with a built-in anti-aliasing filter for Bluetooth receiver in 130 nm digital process," presented at the IEEE Custom Integrated Circuits Conf., Oct. 2004, 25-6.
20. P. T. M. van Zeijl et al., "A Bluetooth radio in 0.18 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, pp. 86-87.
21. G. Chang et al.,"A direct-conversion single-chip radio-modem for Bluetooth," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, pp. 88-89.
22. 2 silicon area," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 90-91.
23. F. Eyndé et al., "A fully-integrated single-chip SOC for Bluetooth," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 196-197.