Quantization noise improvement of time to digital converter (TDC) for ADPLL

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2009, Pages 1020-1023

  Tangudu, Jawaharlal ^a   Gunturi, Sarma ^a   Jalan, Saket ^a   Janardhanan, Jayawardan ^a   Ganesan, Raghu ^a   Sahu, Debapriya ^a   Waheed, Khurram ^a   Wallberg, John ^a   Staszewski, Robert Bogdan ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALL-DIGITAL PLL; CARRIER FREQUENCY; COMMUNICATION APPLICATION; INTEGER NUMBERS; INVERTER DELAY; PHASE ERROR; QUANTIZATION ERRORS; QUANTIZATION NOISE; RADIO FREQUENCIES; REFERENCE FREQUENCY; TIME TO DIGITAL CONVERTERS;

BLUETOOTH; CELLULAR TELEPHONE SYSTEMS; FREQUENCY CONVERTERS; PHASE NOISE; TELECOMMUNICATION SYSTEMS; WIMAX; WIRELESS LOCAL AREA NETWORKS (WLAN);

PHASE LOCKED LOOPS;

EID: 70350156945     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2009.5117932     Document Type: Conference Paper

References (6)

1. Staszewski, R.B., Muhammad, K., Leipold, D., Chih-Ming Hung, Yo-Chuol Ho, Wallberg, J.L., Fernando, C., Maggio, K., Staszewski, R., Jung, T., Jinseok Koh, John, S., Irene Yuanying Deng, Sarda, V., Moreira-Tamayo, O., Mayega, V., Katz, R., Friedman, O., Eliezer, O.E., deObaldia E., Balsara, P.T., "All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS", Solid-State Circuits, IEEE, Volume 39, Issue 12, Dec. 2004 Page(s):2278-2291
2. Staszewski, R.B., Chih-Ming Hung, Barton, N., Meng-Chang Lee, Leipold, D., "A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones" Solid-State Circuits, IEEE Journal, Volume 40, Issue 11, Nov. 2005 Page(s):2203-2211
3. Staszewski, R.B., Wallberg, J.L., Rezeq, S., Chih-Ming Hung, Eliezer, O.E., Vemulapalli, S.K., Fernando, C., Maggio, K., Staszewski, R., Barton, N., Meng-Chang Lee, Cruise, P., Entezari, M., Muhammad, K., Leipold, D., "All-digital PLL and transmitter for mobile phones" Solid-State Circuits, IEEE Journal Volume 40, Issue 12, Dec. 2005 Page(s):2469-2482
4. Staszewski, R.B., Balsara, P.T., "Phase-domain all-digital phase-locked loop" Circuits and Systems II: Express Briefs, IEEE Transactions on Volume 52, Issue 3, March 2005 Page(s):159-163
5. Staszewski, R.B, Leipold, D., Chih-Ming Hung, Balsara, P.T., "TDC-Based Frequency Synthesizer for Wireless Applications", Radio Frequency Integrated Circuits (RFIC) Symposium, 2004.
6. P. Dudek, S. Szczepanski, and J. Hatfield, "A High-resolution CMOS Time-to-Digital Converter utilizing a Vernier Delay" Line, IEEE J. Solid-State Circuits, vol. 35, pp. 240-247, Feb. 2000