On network-on-chip comparison

Proceedings - 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007

Volumn , Issue , 2007, Pages 503-510

  Salminen, Erno ^a   Kulmala, Ari ^a   Hämäläinen, Timo D ^a  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

Benchmarking; Comparison; Guidelines; Literature study; Network on chip

Indexed keywords

ARTS COMPUTING; BENCHMARKING; ELECTRIC NETWORK TOPOLOGY; SYSTEMS ANALYSIS;

COMPARISON; GUIDELINES; LITERATURE STUDY; NETWORK-ON-CHIP; RESEARCH EFFORTS;

ARCHITECTURAL DESIGN;

EID: 47749100048     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2007.4341515     Document Type: Conference Paper

References (67)

1. "A comparison of network-on-chip and busses," Arteris, white paper, 2005.
2. A. Adriahantenaina et al., "SPIN: a scalable, packet switched, on-chip micro-network," in DATE, Mar. 2003, pp. 70-73.
3. T. Andel and A. Yasinsac, "On the credibility of manet simulations," IEEE Computer, vol. 39, no. 7, pp. 48-54, Jul. 2006.
4. F. Angiolini et al., "Contrasting a NoC and a traditional interconnect fabric with layout awareness," in DATE, Mar. 2006, pp. 1-6.
5. T. Bartic et al., "Network-on-chip for reconfigurable systems: From high-level design down to implementation," in FPL, 2004, pp. 637-647.
6. _, "Topology adaptive network-on-chip design and implementation," IEE Proc. Comput. Digit. Tech., vol. 152, no. 4, pp. 467-472, Jul. 2005.
7. L. Benini and G. de Micheli, "Networks on chips: A new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
8. _, Networks on chips: technology and tools. Morgan Kaufmann, 2006.
9. D. Bertozzi et al., "Noc synthesis flow for customized domain specific multiprocessor systems-on-chip," IEEE Trans. Parallel and Distributed Systems, vol. 16, no. 2, pp. 113-129, Feb. 2005.
10. P. Bhojwani and R. Mahapatra, "Interfacing cores with on-chip packet-switched networks," in VLSI design, Jan. 2003, pp. 382-387.
11. T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip," ACM Computing Surveys, vol. 38, no. 1, p. article No. 1, 2006.
12. E. Bolotin et al., "Cost considerations in network on chip," Integration, the VLSI Journal, vol. 38, no. 1, pp. 19-42, Oct. 2004.
13. R. Cardoso et al., "Design space exploration on heterogeneous network-on-chip," in ISCAS, May 2005, pp. 428-431.
14. K.-C. Chang, J.-S. Shen, and T.-F. Chen, "Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs," in DAC, Jul. 2006, pp. 143-148.
15. H. Charlery and A. Greiner, "A SystemC test environment for SPIN network," in MIXDES, Jun. 2006, pp. 449-453.
16. R. Cypher, A. Ho, S. Konstantinidou, and P. Messian, "Architectural requirements of parallel scientific applications with explicit communication," in ISCA, 1993, pp. 2-13.
17. W. J. Dally and B. Towles, Principles and practices of interconnection networks. Morgan Kaufmann Publishers, 2004.
18. W. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," in DAC, 2001, pp. 684-689.
19. A. V. de Mello and L. H. Möller, "Hermes project web page," [Online] http://toledo.inf.pucrs.br/ gaph/Projects/Hermes/Hermes. html, 2004.
20. F. Dumitrascu et al., "Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application," in DATE, Mar. 2006, pp. 1-6.
21. E. Frachtenberg and D. G. Feitelson, "Pitfalls in parallel job scheduling evaluation," in LNCS 3834: Job Scheduling Strategies for Parallel Processing. Springer-Verlag, 2005, pp. 257-282.
22. J. Henkel, W. Wolf, and S. Chakradhar, "On-chip networks: a scalable, communication-centric embedded system design paradigm," in VLSI, Jan. 2004, pp. 845-851.
23. C. Hilton and B. Nelson, "A flexible circuit switched NOC for FPGA based systems," in FPL, 2005, pp. 24-26.
24. J. Hu, Y. Deng, and R. Marculescu, "System-level point-to-point communication synthesis using floorplanning information," in ASPDAC/VLSI, Jan. 2002, pp. 573-579.
25. A. Jantsch and H. Tenhunen, Eds., Networks on Chip. Dordrecht, The Netherlands: Kluwer Academic Publishers, 2003.
26. F. Karim, A. Nguyen, and S. Dey, "An interconnect architecture for networking systems on chips," IEEE Micro, vol. 22, no. 5, pp. 36-45, Sep.-Oct. 2002.
27. M. Kreutz et al., "Energy and latency evaluation of NoC topologies," in ISCAS, vol. 6, May 2005, pp. 5866-5869.
28. M. E. Kreutz et al., "Communication architectures for system-on-chip," in SBCCI, 2001, pp. 14-19.
29. S. Kumar et al., "A network on chip architecture and design methodology," in VLSI, April 2002, pp. 105-112.
30. K. Lahiri, A. Raghunathan, and S. Dey, "Evaluation of the traffic-performance characteristics of system-on-chip communication architectures," in Conference on VLSI design, 2001, pp. 29-35.
31. V. Lahtinen et al., "Comparison of synthesized bus and crossbar interconnection architectures," in ISCAS, vol. 5, May 2003, pp. 433-436.
32. H. G. Lee et al., "Design space exploration and prototyping for on-chip multimedia applications," in DAC, Jul. 2006, pp. 137-142.
33. K. Lee, S.-J. Lee, and H.-J. Yoo, "Low-power network-on-chip for high-performance soc design," IEEE Trans. VLSI Syst., vol. 14, no. 2, pp. 148-160, Feb. 2006.
34. J. Liang et al., "An architecture and compiler for scalable on-chip communication," IEEE Trans. VLSI Syst., vol. 12, no. 7, pp. 711-726, 2004.
35. P. Liljeberg, J. Plosila, and J. Isoaho, "Self-timed ring architecture for SOC applications," in SOCC, Sep. 2003, pp. 359-362.
36. M. Loghi et al., "Analyzing on-chip communication in a MPSoC environment," in DATE, Feb. 2004, pp. 752-757.
37. R. Lu and C.-K. Koh, "Samba-bus: a high performance bus architecture for system-on-chips," in ICCAD, Nov. 2003, pp. 8-12.
38. Z. Lu, M. Zhong, and A. Jantsch, "Evaluation of on-chip networks using deflection routing," in GLSVLSI, May 2006, pp. 296-301.
39. F. Moraes et al., "Hermes: an infrastructure for low area overhead packet-switching networks on chip," Integration, the VLSI Journal, vol. 38, no. 1, pp. 69-93, Oct. 2004.
40. NoC Benchmark Workgroup, "An initiatie towards open network-on-chip benchmarks," white paper, OCP-IP, [Online] http://www.ocpip.org/socket/ whitepapers/NoC-Benchmarks-WhitePaper-15.pdf, 2007.
41. J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, Eds., Interconnect-Centric Design for Advanced SoC and NoC. Dordrecht, The Netherlands: Kluwer Academic Publishers, 2004.
42. U. Y. Ogras, J. Hu, and R. Marculescu, "Key research problems in noc design: a holistic perspective," in CODES, 2005, pp. 69-75.
43. U. Ogras et al., "Communication architecture optimization: making the shortest path shorter in regular networks-on-chip," in DATE, Mar. 2006.
44. P. P. Pande et al., "Design of a switch for network on chip applications," in ISCAS, 2003, pp. 217-220.
45. P. Pande et al., "Performance evaluation and design trade-offs for network-on-chip interconnect architectures," IEEE Trans. Computers, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.
46. S. Penolazzi and A. Jantsch, "A high level power model for the Nostrum NoC," in DSD, Aug. 2006, pp. 673-676.
47. A. D. Pimentel et al., "Towards efficient design space exploration of heterogeneous embedded media systems," in SAMOS, 2002, pp. 57-63.
48. A. Radulescu et al., "An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 1, pp. 4-17, Jan. 2005.
49. T. Richardson et al., "A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks," in VLSI design, Jan. 2006.
50. K. K. Ryu and V. J. Mooney III, "Automated bus generation for multiprocessor SoC design," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 11, pp. 1531-1549, Nov. 2004.
51. I. Saastamoinen, M. Alho, and J. Nurmi, "Buffer implementation for Proteo network-on-chip," in ISCAS, 2003, pp. 113-116.
52. E. Salminen et al., "Benchmarking mesh and hierarchical bus networks in system-on-chip context," Journal of System Architectures (in press), vol. 53, no. 8, pp. 477-488, Aug. 2007.
53. E. Salminen, T. Kangas, and T. Hämäläinen, "The impact of communication on the scalability of the data-parallel video encoder on MPSoC," in Intl. Symposium on Soc, Nov. 2006, pp. 191-194.
54. T. Salminen and J.-P. Soininen, "Evaluating application mapping using network simulation," in Intl. Symposium on Soc, Nov. 2003, pp. 27-30.
55. J.-S. Shen, K.-C. Chang, and T.-F. Chen, "On a design of crossroad switches for low-power on-chip communication architectures," in ISCAS, May 2006.
56. V. Soteriou, H. Wang, and L.-S. Peh, "A statistical traffic model for on-chip interconnection networks," in MASCOTS, 2006, pp. 104-116.
57. R. Thid, M. Millberg, and A. Jantsch, "Evaluating NoC communication backbones with simulation," in Norchip, 2003, pp. 27-30.
58. R. Thid, I. Sander, and A. Jantsch, "Flexible bus and NoC performance analysis with configurable synthetic workloads," in DSD, 2006, pp. 681-688.
59. S. Vassiliadis and I. Sourdis, "Reconfigurable fabric interconnects," in Intl. Symposium on Soc, Nov. 2006, pp. 41-44.
60. P. Wielage and K. Goossens, "Networks on silicon: blessing or night-mare?" in DSD, Sep. 2002, pp. 196-200.
61. D. Wiklund and D. Liu, "Switched interconnect for system-on-a-chip designs," in IP2000, Oct. 2000, pp. 198-192.
62. P. Wolkotte et al., "An energy-efficient reconfigurable circuit-switched network-on-chip," in IPDPS, Apr. 2005, p. 155a.
63. J. Xu et al., "Methodology for design, modeling, and analysis of networks-on-chip," in ISCAS, May 2005, pp. 1778-1781.
64. T. Ye, L. Benini, and G. de Micheli, "Packetization and routing analysis of on-chip multiprocessor," Journal of System Architecture, vol. 50, pp. 81-104, Feb. 2004.
65. C. A. Zeferino et al., "Models for communication tradeoffs on systems-on-chip," in IP based design, Oct. 2002, pp. 394-400.
66. _, "A study on communication issues for system-on-chip," in SBCCI, Sep. 2002, pp. 121-126.
67. H. Zhang et al., "Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs," in Workshop on VLSI, Orlando, Florida, USA, 1999, pp. 2-8.