Design space exploration and prototyping for on-chip multimedia applications

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 137-142

  Lee, Hyung Gyu ^a   Ogras, Umit Y ^b   Marculescu, Radu ^b   Chang, Naehyuck ^a  

^a South Korea   (South Korea)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

FPGA prototype; MPEG 2 encoder; Networks on chip; Point to point; System on chip

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MOTION PICTURE EXPERTS GROUP STANDARDS; MULTIMEDIA SYSTEMS; SOFTWARE PROTOTYPING; VIDEO RECORDING;

COMMUNICATION ARCHITECTURES; NETWORK-ON-CHIP (NOC); SPACE EXPLORATION; SYSTEM-ON-CHIP;

MICROPROCESSOR CHIPS;

EID: 33748417105     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146949     Document Type: Conference Paper

References (17)

1. W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," In Proc. DAC, June 2001.
2. L. Benin and G De Micheli, "Networks on chips: A new SoC paradigm," IEEE Computer. 35(1), 2002.
3. A. Jantsch and H. Tenhunen (Eds.), Networks on Chip. Kluwer, 2003.
4. J. Hu and R. Marculescu, 'Energy- and Performance-Aware Mapping for Regular NoC Architectures," In IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(4), April 2005.
5. K. Srinivasan, et. al., "Linear programming based techniques for synthesis of Network-on-Chip architectures," In Proc. ICCD, 2004.
6. M. Kim, D. Kim, and G E. Sobelman, "MPEG-4 performance analysis for a CDMA network-on-chip," In Proc. Intl. Conf. on Communications Circuits and Systems (ICCCS), 2005.
7. J. Liang, S. Swaminathan, and R. Tessier, "aSoC: a scalable, single-chip communications architecture," In Proc. Intl. Conf. on PACT, Oct. 2000.
8. A. Adriahantenaina and A. Greiner, "Micro-Network for SoC: Implementation of a 32-Port SPIN network," In Proc DATE, March 2003.
9. K. Lee, et. al., "A 51mW 1.6GHz On-Chip Network for Low-Power Heterogeneous SoC Platform," In Proc. ISSCC, San Francisco, Feb. 2004.
10. G. Varatkar and R. Marculescu, "On-chip traffic modeling and synthesis for MPEG-2 video application," IEEE Tran. on VLSI, 12(1), Jan. 2004.
11. E. Bolotin, et. al., "Cost considerations in network on chip," Integration, the VLSI Journal, 38(1), Oct. 2004.
12. J. Duato, et al., Interconnection Networks: an Engineering Approach. Morgan Kaufmann, 2002.
13. U. Y. Ogras and R. Marculescu, "Energy- and performance- driven customized architecture synthesis using a decomposition approach," In Proc. DATE, 2005.
14. Jiang Xu, et. al., "A case study in networks-on-chip design for embedded video," In Proc. DATE, March 2004.
15. P.T. Wolkotte, et. al., "Energy model of networks-on-chip and bus," In Proc. Intl. Symp. on System-on-Chip, 2005.
16. J. Hu, Y. Deng, and R. Marculescu, "System-level point-to-point communication synthesis using floorplanning information," In Proc. ASP-DAC, Bangalore, India, Jan. 2002.
17. H. G Lee, et. al., "Cycle-accurate Energy Measurement and Characterization of FPGAs," Analog Integrated Circuits and Signal Processing, 42(3), March 2005.