Evaluating application mapping using network simulation

2003 International Symposium on System-on-Chip, SoC 2003 - Proceedings

Volumn , Issue , 2003, Pages 27-30

  Salminen, Tommi ^a   Soininen, Juha Pekka ^a  

^a VTT TECHNICAL RESEARCH CENTRE OF FINLAND   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION MAPPING; HIGH IMPACT; NETWORK ON CHIP; NETWORK SIMULATION; NETWORK SIMULATORS; STORAGE RESOURCES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER SIMULATION; MAPPING; MICROPROCESSOR CHIPS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 33847226043     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. Benini, L. & De Micheli G. "Networks on chips: A new SoC paradigm", IEEE Computer, Vol. 35 No. 1, 2002, pp. 71-78.
2. Kumar, S. Jantsch, A. Soininen, J.-P. Forsell, M. Millberg, M. Oberg, J. Tiensyrja, K. Hemani, A. "A network on chip architecture and design methodology", Annual Symposium on VLSI, IEEE Computer Society, 2002, pp. 105-112
3. Dally, W. & Towles, B., "Route packets, not wires: on-chip interconnection networks", Design Automation Conference, 2001, pp. 684-689
4. th International Conference on VLSI Design, 2003, pp. 401-408
5. Kreutzer, K., Malik, S., Newton, A. R., Rabaye, J. M., Sangiovanni-Vincentelli, A., "System Level Design: Orthogonolization of Concerns and Platform-Based Design", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 12, 2002, pp. 1523-1543
6. Rijpkema, E. Goossens, K.G.W. Radulescu, A. Dielissen, J. van Meerbergen, J. Wielage, P. Waterlander, E. "Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip", Design, Automation and Test in Europe Conference and Exhibition, 2003, pp, 350-355
7. Paulin, P.G. Pilkington, C. Bensoudane, E. "StepNP: a system-level exploration platform for network processors", Design & Test of Computers, IEEE, Volume: 19 Issue: 6, 2002, pp. 17-26
8. Jingcao Hu, Marculescu, R. "Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures", Design, Automation and Test in Europe Conference and Exhibition, 2003, pp. 688-693