On a design of crossroad switches for low-power on-chip communication architectures

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 477-480

  Shen, Jih G ^a   Chang, Kuei Chung ^a   Chen, Tien Fu ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; MOTION PICTURE EXPERTS GROUP STANDARDS;

COMMUNICATION PATH; CROSSROAD SWITCHES; EMBEDDED SOFTWARE;

ELECTRIC SWITCHES;

EID: 34547339205     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (6)

1. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. De Micheli. NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip. IEEE Transactions on Parallel and Distributed Systems, February 2005.
2. K.C. Chang, J. S. Shen, T. F. Chen. A Low-Power Crossroad Switch Architecture and Its Core Placement for Network-On-Chip. In P-roceedings of the International Symposium on Low Power Electronics and Design, 2005.
3. CT. Hsieh and M. Pedram. Architectural energy optimization by fous splitting. IEEE Transactions on Computer- Aided Design on Integrated Circuits and Systems, 21(4):408-414, April 2002.
4. W. B. Jone, J. S. Wang, H. I. Lu, I. P. Hsu, and J.Y. Chen. Design theory and implementation for low-power segmented bus systems. ACM Transactions on Design Automation of Electronic Systems, 2003.
5. J. Plosila, T. Seceleanu, and P. Liljeberg. Implementation of a self-timed segmented bus. IEEE Journals on Design and Test of Computers, 20(6):44-50, 2003.
6. V. Raghunathan, M. B. Srivastava, and R. K. Gupta. A survey of techniques for energy efficient on-chip communication. In Proc. ACM/IEEE Design Automation Conference, June 2003.