A study on communication issues for systems-on-chip

Proceedings - 15th Symposium on Integrated Circuits and Systems Design, SBCCI 2002

Volumn , Issue , 2002, Pages 121-126

  Zeferino, C A ^a,b   Kreutz, M E ^a   Carro, L ^a   Susin, A A ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b UNIVERSIDADE DO VALE DO ITAJAÍ   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; NETWORK-ON-CHIP; PROGRAM COMPILERS; RECONFIGURABLE HARDWARE; REUSABILITY; SYSTEM-ON-CHIP; SYSTEMS ANALYSIS;

COMMUNICATION ARCHITECTURES; COMMUNICATION PERFORMANCE; DEDICATED CHANNELS; INTERCONNECT SYSTEMS; NETWORKS ON CHIPS; SWITCHING POINTS; SYSTEM GROWTH; SYSTEMS ON CHIPS;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 34548342553     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2002.1137647     Document Type: Conference Paper

References (13)

1. P. Guerrier and A. Greiner, "A Generic Architecture for on-Chip Packet-Switched Interconnections", DATE'2000, IEEE Press, Piscataway, 2000, pp. 250-256.
2. L. Benini and G. De Micheli, "Networks on Chips: a New SOC Paradigm", IEEE Computer, Jan. 2002, pp.70-78.
3. IBM CoreConnect Bus Architecure, http://www-3.ibm.com/chips/products/coreconnect/index.html
4. ARM AMBA, http://www.arm.com/
5. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", DAC'2001, ACM Press, 2001.
6. S. Kumar et al. "A Network on Chip Architecture and Design Methodology" Proc. of IEEE Computer Society Annual Symposium on VLSI, April 2002.
7. A. N. F. Karim and R. R. S. Dey, "On-chip Communication Architecture for OC-768 Network Processors", DAC'2001, ACM Press, 2001.
8. J. Liang et al. "aSOC: A Scalable, Single-Chip Communication Architecture", PACT'2000, IEEE Computer Society, Los Alamitos, 2000.
9. L. S. Peh and W. J. Dally, "A Delay Model for Router Micro-Architectures", Hot Interconnects, 2000.
10. J. Duato et al. Interconnection Networks: an Engineering Approach, IEEE Computer Society Press, Los Alamitos, CA, 1997.
11. W. J. Dally and C. L. Seitz, "The Torus Routing Chip", Journal of Distributed Computing, Vol. 1, No. 3, 1986, pp. 187-196.
12. Virtual Socket Interface Alliance, "Virtual Component Interface Standard, OCB 2.1.0", March 2000.
13. M. Horowitz, et al. "The Future of Wires", Proc. the IEEE, April 2001, pp.490-504.