Communication architectures for system-on-chip

Proceedings - 14th Symposium on Integrated Circuits and Systems Design, SBCCI 2001

Volumn , Issue , 2001, Pages 14-19

  Kreutz, M E ^a   Carro, L ^a   Zeferino, C A ^a   Susin, A A ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; DESIGN; PROGRAMMABLE LOGIC CONTROLLERS; RECONFIGURABLE HARDWARE; SYSTEM-ON-CHIP; SYSTEMS ANALYSIS;

COMMUNICATION ARCHITECTURES; DESIGN CONSTRAINTS; INTEGRATED DESIGN ENVIRONMENTS; PROCESSING ELEMENTS; SYNTHESIS PROCESS; SYSTEM CONSTRAINTS; SYSTEM-ON-CHIP DEVICES;

INTEGRATED CIRCUIT DESIGN;

EID: 84966331156     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2001.952997     Document Type: Conference Paper

References (19)

1. J. A. Rownson and A. Sangiovanni-Vincentelli, "Interface Based Design", in Proc. Design Automation Conference, pp. 178-183, June 1997.
2. K. Hines and G. Borriello, "Optimizing Communication in Embedded Systems Cosimulation", in Proc. International Workshop on Hardware/Software Codesign, pp. 121-125, Mar. 1997.
3. K. Lahiri, A. Raghunathan and S. Dey, "Fast Performance Analysis of Bus-Based System-on-Chip Communication Architectures", in Proc. Int. Conf. Computer-Aided Design, pp. 566-572, Nov. 1999.
4. P. Knudsen and J. Madsen, "Integrating Communication Protocol Selection with Partitioning in Hardware/Software Codesign", in Proc. Int. Symposium System Level Synthesis, pp. 111-116, Dec. 1998.
5. K. Lahiri, A. Raghunathan and S. Dey, "Performance Analysis of Systems with Multi-Channel Communication Architectures", in Proc. Int. Conf. VLSI Design, pp. 530-537, Jan. 2000.
6. J. Daveau, et. al, "Protocol Selection and Interface Generation for HW/SW CoDesign", IEEE Transactions on VLSI Systems, vol. 5, n. 1, March, 1997, p. 136-144.
7. P. Knudsen and J. Madsen, "Integrating Communication Protocol Selection with Hardware/Software CoDesign". IEEE Transactions on CAD of Integrated Circuits and Systems, vol. 18, n. 8, August, 1999, p. 1077-1095.
8. P. Guerrier, A. Greiner, "A generic architecture for on-chip packet-switched interconnections". In Design Aautomation and Test in Europe Conference (DATE2000), 2000, Paris Proceedings... Available at: http://www.asim.lip6.fr/~pg/SPIN/index.html.
9. K. Lahiri, A. Raghunathan and S. Dey, "Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures", in VLSI 2001.
10. K.Lahiri, A.Raghunathan, S.Dey, "Efficient Exploration of the SoC Communication Architecutre Design Space", in Proc. IEEE/ACM Intl. Conf. on Computer Aided Design, San Jose, California, November 2000.
11. th European Simulation Symposium, Passau, Germany, 1997. Proceedings, SCS, 1997. pp 21-25
12. Available at WWW on URL: http://www.systemc.org.
13. M. Quinn, "Parallel Computing: Theory and Practice". New York : McGraw-Hill, 1994.
14. C. Zeferino, "Redes de Interconexão para Multiprocessadores". Porto Alegre : PPGC UFRGS, PhD. Thesis Qualifying, 57, 1999.
15. F. Ashraf, et. al. "Introduction to Routing in Multicomputer Networks". ACM Computer Architecture News, vol. 26, n. 5, December 1998, p. 14-21.
16. L Ni and P. Mckinley, "A Survey of Wormhole Routing Techniques in Direct Networks", IEEE Computer Magazine, vol. 26, n. 2, February 1993, p. 62-76.
17. L. Carro, F. Wagner, M. Kreutz and M. Oyamada "A Design Methodology for Embedded Systems based on Multiple Processors", in Dipes 2000.
18. F. Wagner, M. Oyamada, L. Carro and M. Kreutz, "Object-oriented Modeling and Co-simulation of Embedded Systems". In: Proc. IFIP X International Conference on VLSI, Lisbon, 1999, IEEE Computer Society Press, Los Alamitos, California, 1999.
19. IBM Microelectronics, The CoreConnectTM bus architecture, IBM Microelectronics, 2000, Available in http://www.chips.ibm.com/products/coreconnect/docs/crcon-wp.pdf.