Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2, Issue , 2006, Pages

  Dumitrascu, Florin ^a   Bacivarov, Iuliana ^a   Pieralisi, Lorenzo ^a   Bonaciu, Marius ^a   Jerraya, Ahmed A ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED MEMORY SERVER (DMS); INTERCONNECT ARCHITECTURES; NETWORK ON CHIP (NOC); REAL TIME CONSTRAINTS;

COMPUTER SIMULATION; CONSTRAINT THEORY; INTERCONNECTION NETWORKS; MULTIPROCESSING SYSTEMS; REAL TIME CONTROL; SERVERS;

MICROPROCESSOR CHIPS;

EID: 34047168005     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269064     Document Type: Conference Paper

References (12)

1. L.Benini, G.de Micheli "Networks On Chips: A New SoC Paradigm", IEEE Computer, 2002.
2. W. Cesario, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A.A. Jerraya, M. Diaz-Nava, "Component-Based Design Approach for Multicore SoCs", DAC, New Orleans, USA, 2002.
3. M. Coppola, S. Curaba, M. Grammatikakis, G. Maruccia, F. Papariello, "On-Chip Communication Network: User Manual v1.0.1", available online at http://occn.sourceforge.net/occn_user_manual.html
4. F. Karim, A. Nguyen, S. Dey, and R. Rao. "On-chip communication architecture for OC-768 network processors", Proceedings of Design Automation Conference, Las Vegas, NV, June 2001, pp. 678-683.
5. S.-I. Han, A. Baghdadi, M. Bonaciu, S.-I. Chae, A.A. Jerraya, "An Efficient Scalable and Flexible Data Transfer Architecture for Multiprocessor SoC with Massive Distributed Memory", DAC, San Diego, USA, June 2004.
6. S. Mahadevan, F. Angiolini, M. Storgaard, R. G. Olsen, J. Sparsø, J. Madsen, "A Network Traffic Generator Model for Fast Network-on-Chip Simulation", DATE, Munich, Germany, 2005, pp. 780-785 Vol. 2
7. T. Salminen and J.-P. Soininen, "Evaluating application mapping using network simulation.", SOC2003, Tampere, Finland, November 2003.
8. AMBA Specification (Rev 2.0), ARM Limited 1999, available online at: http://www.arm.com/products/solutions/AMBA_Spec.html.
9. P. Paulin, C. Pilkington, E. Bensoudane. "Network Processing Challenges and an Experimental NPU Platform", DATE 2003, Designers' Forum, p. 64.
10. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, R. Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, DATE, Paris, France, 2004, pp. 752-757 Vol. 2
11. S. Pestana, E. Rijpkema, A. Radulescu, K. Goossens, O. P. Gangwal, "Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach", DATE 2004: 764-769.
12. K.Lahiri, A.Raghunathan, S.Dey, "System-Level Performance Analysis for Designing On-Chip Communication Architectures", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol.20, no.6, pp.768-783, June 2001.