An outlook on design technologies for future integrated systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 28, Issue 6, 2009, Pages 777-790

  De Micheli, Giovanni ^a  

^a EPFL   (Switzerland)

Author keywords

3 D integration; Computer aided design; Cooperative engineering; Electronic design automation (EDA); Gene regulatory networks; Lab on Chip (LoC); Microarray; Nanoarchitectures; Nanoelectronic; Nanotechnology; Networks on chips; System on Chip (SoC); VLSI

Indexed keywords

3-D INTEGRATION; COOPERATIVE ENGINEERING; ELECTRONIC DESIGN AUTOMATION (EDA); GENE REGULATORY NETWORKS; LAB ON CHIP (LOC); NANOARCHITECTURES; NETWORKS ON CHIPS; SYSTEM ON CHIP (SOC); VLSI;

COMPUTER AIDED DESIGN; DATA COMPRESSION; INTEGRATED CONTROL; MICROPROCESSOR CHIPS; NANOELECTRONICS; PROGRAM COMPILERS; PROGRAMMABLE LOGIC CONTROLLERS; THREE DIMENSIONAL;

COMPUTER NETWORKS;

EID: 66549129194     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2009.2021008     Document Type: Article

References (144)

1. [Online]. Available: http://www.affymetrix.com/index.affx
2. J. Allen, Natural Language Understanding. Redwood City, CA: Benjamin Cummings, 1995.
3. F. A. Aloul, A. Ramani, I. L. Markov, and K. A. Sakallah, "Solving difficult instances of Boolean satisfiability in the presence of symmetry," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 9, pp. 1117-1137, Sep. 2003.
4. E. R. Alvarez-Buylla, A. Chaos, M. Aldana, M. Benitez, Y. Cortes-Poza, C. Espinosa-Soto, D. A. Hartasánchez, R. B. Lotto, D. Malkin, G. J. Escalera Santos, and P. Padilla-Longoria, "Floral morphogenesis: Stochastic explorations of a gene network epigenetic landscape," PLoS ONE, vol. 3, no. 11, p. e3626, 2008.
5. F. Angiolini, P. Meloni, S. Carta, L. Benini, and L. Raffo, "Contrasting a NoC and a traditional interconnect fabric with layout awareness," in Des., Autom. Test Eur. Conf., Mar. 6-10, 2006, pp. 124-129.
6. D. Atienza, F. Angiolini, S. Murali, A. Pullini, L. Benini, and G. De Micheli, "Network-on-chip design and synthesis outlook," Integration - VLSI J., vol. 41, no. 3, pp. 340-359, May 2008.
7. D. Bake, G. Church, J. Collins, D. Endy, J. Jacobson, J. Keasling, P. Modrich, C. Smolke, and R. Weiss, "Engineering life: Building a fab for biology," Sci. Amer., vol. 294, no. 6, pp. 44-51, Jun. 2006.
8. R. Beckman, E. Johnston-Halperin, Y. Luo, J. Green, and J. Heath, "Bridging dimensions: Demultiplexing ultrahigh-density nanowire circuits," Science, vol. 310, no. 5747, pp. 465-468, Oct. 21, 2005.
9. L. Benini, A. Bogliolo, G. Paleologo, and G. De Micheli, "Policy optimization for dynamic power management," IEEE Trans. Comput. -Aided Design Integr. Circuits Syst., vol. 18, no. 6, pp. 813-833, Jun. 1999.
10. L. Benini, A. Bogliolo, and G. De Micheli, "A survey of design techniques for system-level dynamic power management," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 3, pp. 299-316, Jun. 2000.
11. L. Benini and G. De Micheli, "Networks on chip; A new design paradigm," Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
12. H. Ben Jamaa, K. Moselund, D. Atienza, D. Bouvet, A. Ionescu, Y. Leblebici, and G. De Micheli, "Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays," in ICCAD, 2007, pp. 765-772.
13. C. Berggren, P. Stalhandske, J. Brundell, and G. Johansson, "A feasibility study of a capacitive biosensor for direct detection of DNA hybridization," Electroanalysis, vol. 11, no. 3, p. 11, Mar. 1999.
14. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. De Micheli, "NoC synthesis flow for customized domain specific multiprocessor systems-on-chip," IEEE Trans. Parallel Distrib. Syst., vol. 16, no. 2, pp. 113-129, Feb. 2005.
15. D. Blaauw, K. Chopra, A. Srivastava, and L. Scheffer, "Statistical timing analysis: From basic principles to state of the art," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 4, pp. 589-607, Apr. 2008.
16. S. Bobba, J. Zhang, A. Pullini, D. Atienza, S. Mitra, and G. De Micheli, "Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis," in DATE, 2009, pp. 616-621.
17. R. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Trans. Comput., vol. C-35, no. 8, pp. 677-691, Aug. 1986.
18. [Online]. Available: http://bwrc.eecs.berkeley.edu/
19. S. Carrara, V. Bhalla, C. Stagni, L. Benini, A. Ferretti, F. Valle, A. Gallotta, B. Ricò, and B. Samorì, "New insights for using self-assembly materials to improve the detection stability in label-free DNA-chip and immunosensors," in Biosens. Bioelectron., 2008, to be published.
20. G. Cerofolini, "Realistic limits to computation. II. The technological side," Appl. Phys. A, Mater. Sci. Process., vol. 86, no. 1, pp. 31-42, Jan. 2007.
21. A. Chandrakasan, R. Amirtharajah, S. Cho, J. Goodman, G. Konduri, J. Kulik, W. Rabiner, and A. Wang, "Design considerations for distributed microsensor systems," in Proc. Custom Integr. Circuit Conf., 1999, pp. 279-286.
22. F. Catthoor, E. de Greef, and S. Suytack, Custom Memory Management Methodology. Norwell, MA: Kluwer, 1998.
23. Y. Cheng and G. Church, "Biclustering of expression data," in Proc. ISMB, 2000, pp. 93-103.
24. H. Cho, G. Hachtel, E. Macii, B. Plessier, and F. Somenzi, "Algorithms for approximate FSM traversal based on space decomposition," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 15, no. 12, pp. 1465-1478, Dec. 1996.
25. M. Cho and D. Pan, "A high-performance droplet routing algorithm for digital microfluidic biochips," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 10, pp. 1714-1724, Oct. 2008.
26. G. F. Close and H.-S. P. Wong, "Fabrication and characterization of carbon nanotube interconnects," in IEDM Tech. Dig., Washington, DC, Dec. 10-12, 2007, pp. 203-206.
27. J. Cong, J. Wei, and Y. Zhang, "A thermal-driven floorplanning algorithm for 3D ICs," in Proc. ICCAD, 2004, pp. 306-313.
28. R. V. Cox, C. A. Kamm, L. R. Rabiner, J. Schroeter, and J. G. Wilpon, "Speech and language processing for next-millennium communications services," Proc. IEEE, vol. 88, no. 8, pp. 1314-1337, Aug. 2000.
29. M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, "Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs," in Int. Conf. Comput. Des., 2003, pp. 536-539.
30. W. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Proc. DAC, 2001, pp. 684-689.
31. A. DeHon, "Array-based architecture for FET-based nanoscale electronics," IEEE Trans. Nanotechnol., vol. 2, no. 1, pp. 23-32, Mar. 2003.
32. A. DeHon, P. Lincoln, and J. E. Savage, "Stochastic assembly of sublithographic nanoscale interfaces," IEEE Trans. Nanotechnol., vol. 2, no. 3, pp. 165-174, Sep. 2003.
33. G. De Micheli and L. Benini, Networks on Chips. San Mateo, CA: Morgan Kaufmann, 2006.
34. G. De Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 2004.
35. N. Demierre, "Continuous-flow separation of cells in a lab-on-a-chip using liquid electrodes and multiple-frequency dielectrophoresis," Ph.D. dissertation, EPFL, Lausanne, Switzerland, 2008.
36. J. De Risi, L. Penland, P. Brown, M. Bittner, P. Meltler, M. Ray, Y Chen, Y Su, and M. Trent, "Use of a cDNA microarray to analyze gene expression patterns in human cancer," Nat. Genet., vol. 14, no. 4, pp. 457-460, Dec. 1996.
37. J. Ding, K. Chakrabarty, and R. Fair, "Scheduling of microfluidic operations for reconfigurable two-dimensional electrowetting arrays," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 20, no. 12, pp. 1463-1468, Dec. 2001.
38. S. Ecoffey, M. Mazza, V. Pott, D. Bouvet, A. Schmid, Y Leblebici, M. J. Declercq, and A. M. Ionescu, "A new logic family based on hybrid MOSFET-polysilicon nanowires," in IEDM Tech. Dig., Washington, DC, Dec. 2005, pp. 269-272.
39. S. Ecoffey, V. Pott, D. Bouvet, M. Mazza, S. Mahapatra, A. Schmid, Y Leblebici, M. J. Declercq, and A. M. Ionescu, "Nano-wires for room temperature operated hybrid CMOS-NANO integrated circuits," in IEEE Int. Solid-State Circuits Conf., Feb. 6-10, 2005, pp. 260-262.
40. M. Eisen, P. Spellman, P. Brown, and D. Bostein, "Cluster analysis and display of genome-wide expression patterns," Proc. Nat. Acad. Sci., vol. 95, no. 25, pp. 14 863-14 868, Dec. 1998.
41. D. Ernst, N. Kim, S. Das, S. Pant, R. Rao, P. Toam, C. Ziesler, D. Blaauw, T. Austin, and T. Mudge, "Razor: A low-power pipeline based on circuitlevel timing speculation," in Proc. MICRO-36, 2003, pp. 7-18.
42. C. Espinosa-Soto, P. Padilla-Longoria, and E. Alvarez-Buy illa, "A gene regulatory network model for cell fate determination during Arabidopsis thaliana flower development that is robust and recovers experimental gene expression profiles," Plant. Cell, vol. 16, no. 11, pp. 2923-2939, Nov. 2004.
43. N. Friedman, M. Linial, I. Nachman, and D. Pe'er, "Using Bayesian networks to analyze expression data," J. Comput. Biol., vol. 7, no. 3/4, pp. 601-620, Aug. 2000.
44. W. W Fang, N. Singh, L. K. Bera, H. S. Nguyen, S. C. Rustagi, G. Q. Lo, N. Balasubramanian, and D.-L. Kwong, "Vertically stacked SiGe nanowire array channel CMOS transistors," IEEE Electron Device Lett., vol. 28, no. 3, pp. 211-213, Mar. 2007.
45. Y Gao, L. Gu, B. Hou, R. Sarikaya, M. Afify, H.-K. Kuo, W.-Z. Zhu, Y Deng, C. Prosser, W Zhang, and L. Besacier, "IBM MASTOR SYSTEM: Multilingual automatic speech-to-speech translator," in Proc. Workshop Medical Speech Translation HLT-NAACL, 2006, pp. 57-60.
46. A. Garg, I. Xenarios, L. Mendoza, and G. De Micheli, "An efficient method for dynamic analysis of gene regulatory networks and in silico gene perturbation experiments," in Proc. RECOMB, 2007, pp. 62-67.
47. A. Garg, L. Mendoza, I. Xenarios, and G. De Micheli, "Modeling of multiple valued gene regulatory networks," in Proc. EMBC, 2007, pp.1398-1403.
48. A. Garg, D. Banerjee, and G. De Micheli, "Implicit methods for probabilistic modeling of gene regulatory networks," in Proc. EMBC, 2008, pp. 1398-1404.
49. A. Garg, A. DiCara, I. Xenarios, L. Mendoza, and G. De Micheli, "Synchronous vs. asynchronous modeling of gene regulatory networks," Bioinformatics, vol. 24, no. 17, pp. 1917-1925, Sep. 2008.
50. A. Garg, Personal Communication.
51. M. Garey and D. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. San Francisco, CA: Freeman, 1979.
52. E. Goldberg and Y Novikov, "BerkMin: A fast and robust SAT solver," Discrete Appl. Math., vol. 155, no. 12, pp. 1549-1561, Jun. 2007.
53. K. Goossens, J. Dielissens, and A. Radulescu, "AEthrereal network on chip: Concepts, architectures and implementations," IEEE Des. Test Comput., vol. 22, no. 5, pp. 414-421, Sep./Oct. 2001.
54. P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections," in Des. Autom. Test Eur. Conf., 2000, pp. 250-256.
55. C. Guiducci, C. Stagni, G. Zuccheri, A. Bogliolo, L. Benini, A. Samorì, and B. Riccò, "DNA detection by integrable electronics," Biosens. Bioelectron., vol. 19, no. 8, pp. 781-787, Mar. 2004.
56. T. Hogg, Y Chen, and P. J. Kuekes, "Assembling nanoscale circuits with randomized connections," IEEE Trans. Nanotechnol., vol. 5, no. 2, pp. 110-122, Mar. 2006.
57. [Online]. Available: http://hpwren.ucsd.edu/
58. [Online]. Available: http://www.zurich.ibm.com/news/08/3D-cooling. html
59. P. Ienne, P. Thiran, G. De Micheli, and F. Worm, "An adaptive low-power transmission scheme for on-chip networks," in Proc. 15th Int. Symp. Syst. Synthesis, 2002, pp. 92-100.
60. [Online]. Available: http://www.zurich.ibm.com/news/08/3D-cooling. html
61. A. Jantsch and H. Tenhunen, Networks on Chip. Norwell, MA: Kluwer, 2003.
62. H.-J. Kang and I.-C. Park, "SAT-based unbounded symbolic model checking," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 2, pp. 129-140, Feb. 2005.
63. S. A. Kauffman, "Metabolic stability and epigenesis in randomly constructed genetic nets," J. Theor. Biol., vol. 22, no. 3, pp. 437-467, Mar. 1969.
64. [Online]. Available: http://www.genome.jp/kegg/
65. K. Keutzer, R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System-level design: Orthogonalization of concerns and platform-based design," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 12, pp. 1523-1543, Dec. 2000.
66. L. N. Chakrapani, P. Korkmaz, B. E. S. Akgul, and K. V. Palem, "Probabilistic system on chip architectures," ACM Trans. Des. Autom. Electron. Syst., vol. 12, no. 3, Aug. 2007.
67. S.-J. Lee, S.-J. Song, K. Lee, J.-H. Woo, S.-E. Kim, B.-G. Nam, and H.-J. Yoo, "An 800 MHz star-connected on-chip network for application to systems on a chip," in IEEE Int. Solid-State Circuits Conf., Feb. 2003, pp. 468-469.
68. E. Lewis, Introduction to Reliability Engineering. Hoboken, NJ: Wiley, 1996.
69. U. Lehmann, M. Sergio, S. Pietrocola, C. Niclass, E. Charbon, and M. A. M. Gijs, "Microparticle photometry in a CMOS microsystem combining magnetic actuation and in situ optical detection," Sens. Actuators B, Chem., vol. 132, no. 2, pp. 411-417, Jun. 16, 2008.
70. U. Lehmann, "Manipulation of magnetic microparticles in liquid phases for on-chip biomedical analysis methods," Ph.D. dissertation, EPFL, Lausanne, Switzerland, 2008.
71. K. K. Likharev and D. B. Strukov, Introducing Molecular Electronics. New York: Springer-Verlag, 2004.
72. S. Lim, "Physical design for 3D systems on package," IEEE Des. Test Comput., vol. 22, no. 6, pp. 532-539, Nov./Dec. 2005.
73. Y. Luoer, P. C. Collier, J. O. Jeppesen, K. A. Nielsen, E. Delonno, G. Ho, J. Perkins, H. R. Tseng, T. Yamamoto, J. F. Stoddart, and J. R. Heath, "Two-dimensional molecular electronic circuits," Chem Phys Chem, vol. 3, no. 6, pp. 519-525, Jun. 2002.
74. J. Macdonald, D. Stefanovic, and M. Stojanovic, "DNA computing for work and play," Sci. Amer., vol. 299, no. 5, pp. 60-67, Nov. 2008.
75. S. Madeira and A. Oliveira, "Biclustering algorithms for biological data analysis: A survey," IEEE/ACM Trans. Comput. Biol. Bioinf., vol. 1, no. 1, pp. 24-45, Jan.-Mar. 2004.
76. A. Manz, N. Graber, and H. M. Widmer, "Miniaturized total chemical analysis systems: A novel concept for chemical sensing," Sens. Actuators B, Chem., vol. 1, no. 1-6, pp. 244-248, Jan. 1990.
77. R. Marculescu, U. Ogras, K. Peh, N. Jerger, and Y Hoskote, "Outstanding research problems in NoC design: System, microarchitecture, and circuit perspectives," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 1, pp. 3-21, Jan. 2009.
78. D. Maslov, S. M. Falconer, and M. Mosca, "Quantum circuit placement," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 4, pp. 752-763, Apr. 2008.
79. J. D. Meindl, "Interconnect opportunities for gigascale integration," IEEE Micro, vol. 23, no. 3, pp. 28-35, May/Jun. 2003.
80. L. Mendoza and I. Xenarios, "A method for the generation of standardized qualitative dynamical systems of regulatory networks," Theor. Biol. Med. Model., vol. 3, p. 13, 2006.
81. [Online]. Available: http://www.mics.org/
82. C. Mihic, T. Simunic, and G. De Micheli, "Power and reliability management of SoCs," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 4, pp. 391-403, Apr. 2007.
83. R. Min, M. Bhardwaj, S.-H. Cho, N. Ickes, E. Shih, A. Sinha, A. Wang, and A. Chandrakasan, "Energy-centric enabling technologies for wireless sensor networks," Wireless Commun., vol. 9, no. 4, pp. 28-39, Aug. 2002.
84. S. Minato, Binary Decision Diagrams for VLSI/CAD. Norwell, MA: Kluwer, 1996.
85. V. Mirsky, M. Riepl, and O. Wolfbeis, "Capacitive monitoring of protein immobilization and antigen-antibody reactions on monomolecular alkylthiol films on gold electrodes," Biosens. Biolectron., vol. 12, no. 9/10, pp. 977-989, 1997.
86. F. Mo and R. Brayton, "Whirlpool PLAs: A regular logic structure and their synthesis," in Proc. ICCAD, 2002, pp. 543-550.
87. K. E. Moselund, V. Pott, D. Bouvet, and A. M. Ionescu, "Hysteretic inverter-on-a-body-tied-wire based on less-than-10 mV/decade abrupt punch-through impact ionization MOS PIMOS switch," in Proc. Int. Symp. VLSI-TSA, Hsinchu, Taiwan, Apr. 21-23, 2008.
88. M. Moskewick, C. Madigan, Y. Zhao, and S. Malik, "CHAFF: Engineering an efficient SAT solver," in Proc. Des. Autom. Conf., 2001, pp. 530-535.
89. F. Mulas, M. Buttu, M. Pittau, S. Carta, D. Atienza, A. Acquaviva, L. Benini, and G. De Micheli, "Thermal balancing policy for streaming computing on multiprocessor architectures," in Proc. DATE, 2008, pp. 734-739.
90. S. Murali, P. Meloni, D. Atienza, S. Carta, L. Benini, G. De Micheli, and L. Raffo, "Synthesis of predictable networks-on-chip based interconnect architectures for chip multi-processors," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 8, pp. 869-880, Aug. 2007.
91. K. M. Murphy and S. L. Reiner, "The lineage decisions on helper T cells," Nat. Rev., Immunol., vol. 2, no. 12, pp. 933-944, Dec. 2002.
92. N. Gi-Joon, K. A. Sakallah, and R. A. Rutenbar, "A new FPGA detailed routing approach via search-based Boolean satisfiability," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 6, pp. 674-684, Jun. 2002.
93. C. Nardini, L. Benini, and G. De Micheli, "Circuits and systems for high-throughput biology," IEEE Circuits Syst. Mag., vol. 6, no. 3, pp. 10-20, 2006.
94. [Online]. Available: www.nano-tera.ch
95. [Online]. Available: http://www.ocpip.org/home
96. J. Paradiso and T. Starner, "Energy scavenging for mobile and wireless electronics," Pervasive Comput., vol. 4, no. 1, pp. 18-27, Jan.-Mar. 2005.
97. N. Patil, D. Jie, H.-S. P. Wong, and S. Mitra, "Automated design of misaligned-carbon-nanotube-immune circuits," in Des. Autom. Conf., Jun. 2007, pp. 958-961.
98. A. Pease, D. Solas, E. J. Sullivan, M. T. Cronin, C. P. Holmes, and S. P. Fodor, "Light-generated oligonucleotide arrays for rapid DNA sequencing analysis," Proc. Nat. Acad. Sci., vol. 91, no. 11, pp. 5022-5026, May 1994.
99. M. Pedram and J. Rabaey, Power Aware Design Methodologies. New York: Springer-Verlag, 2002.
100. A. Peymandoust, T. Simunic, and G. De Micheli, "Complex instruction and software library mapping for embedded software using symbolic algebra," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 8, pp. 964-975, Aug. 2003.
101. L. Pileggi, H. Schmit, A. J. Strojwas, P. Gopalakrishnan, V. Kheterpal, A. Koorapaty, C. Patel, V. Rovner, and K. Y Tong, "Exploring regular fabrics to optimize the performance-cost trade-off," in Des. Autom. Conf., 2003, pp. 782-787.
102. A. Pullini, F. Angiolini, S. Murali, D. Atienza, G. De Micheli, and L. Benini, "Bringing NoCs to 65 nm," IEEE Micro, vol. 27, no. 5, pp. 75-85, Sep./Oct. 2007.
103. J. Quackenbush, "Computational analysis of microrarray data," Nat. Rev. Genet., vol. 2, no. 6, pp. 418-427, Jun. 2001.
104. Q. Qiu and M. Pedram, "Dynamic power management based on continuos-time Markov decision processes," in Des. Autom. Conf., 1999, pp. 555-561.
105. E. Rachlin and J. Savage, "Nanowire addressing with randomized-contact decoders," in Proc. ICCAD, 2006, pp. 735-742.
106. C. V. Rao, D. M. Wolf, and A. P. Arkin, "Control, exploitation and tolerance of intracellular noise," Nature, vol. 420, no. 6912, pp. 231-237, Nov. 2002.
107. R. Rudell and A. Sangiovanni-Vincetelli, "Multiple-valued minimization for PLA optimization," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. CAD-6, no. 5, pp. 727-750, Sep. 1987.
108. A. Sangiovanni-Vincentelli, "The tides of EDA," IEEE Des. Test Comput., vol. 20, no. 6, pp. 59-75, Nov./Dec. 2003.
109. J. E. Savage, E. Rachlin, A. DeHon, C. M. Lieber, and Y Wu, "Radial addressing of nanowires," ACM J. Emerg. Technol Comput. Syst., vol. 2, no. 2, pp. 129-154, Apr. 2006.
110. A. Schliep, D. C. Torney, and S. Rahmann, "Group testing with DNA chips: Generating designs and decoding experiments," in Proc. IEEE CSB, 2003, pp. 84-91.
111. U. Seger, S. Gawad, R. Johann, A. Bertsch, and P. Renaud, "Cell immersion and cell dipping in microfluidic devices," Lab Chip, vol. 4, no. 2, pp. 148-151, Apr. 2004.
112. C. Seiculescu, S. Murali, L. Benini, and G. De Micheli, "SunFloor 3D: A tool for networks on chip topology synthesis for 3D systems on chip," in Proc. DATE, 2009, pp. 9-14.
113. D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Seghal, and T. Mozdzen, "Power conscious CAD tools and methodologies: A perspective," Proc. IEEE, vol. 83, no. 4, pp. 570-594, Apr. 1995.
114. [Online]. Available: http://www.csem.ch/sfit/
115. L. Schaper, S. Spiesshoefer, G. Vangara, Z. Rahman, and S. Polamreddy, "Architectural implications and process development of 3-D VLSI Z -Axis interconnects using through silicon vias," IEEE Trans. Adv. Packag., vol. 28, no. 3, pp. 356-366, Aug. 2005.
116. V V Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, "Synthesis of reversible logic circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 6, pp. 710-722, Jun. 2003.
117. M. Schienle, C. Paulus, A. Frey, F. Hoffmann, B. Holzapfl, P. Schindelr-Bauer, and R. Thewes, "A fully electronic DNA sensor with 128 positions and in-pixel A/D conversion," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2438-2445, Dec. 2004.
118. I. Shmulevich, E. R. Dougherty, S. Kim, and W Zhang, "Probabilistic Boolean networks: A rule-based uncertainty model for gene regulatory network," Bioinformatics, vol. 18, no. 2, pp. 261-274, Feb. 2002.
119. J. Silva and K. Sakallah, "GRASP: A search algorithm for propositional satisfiability," IEEE Trans. Comput., vol. 48, no. 5, pp. 506-521, May 1999.
120. T. Simunic, L. Benini, P. Glynn, and G. De Micheli, "Event-driven power management," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. vol. 20, no. 7, pp. 840-857, Jul. 2001.
121. J. Srinivasan, S. V. Adve, P. Bose, J. Rivers, and C. K. Hu, RAMP: A Model for Reliability Aware Microprocessor Design. Poughkeepsie, NY: IBM, 2003.
122. C. Stagni, D. Esposti, C. Guiducci, C. Paulus, M. Schienle, Maugustyniak, G. Zuccheri, B. Samori, L. Benini, B. Ricco, and R. Thewes, "Fully electronic CMOS DNA detection array based on capacitance measurement with on-chip analog-to-digital conversion," in Proc. ISSC, San Francisco, CA, 2006, pp. 69-78.
123. P. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, "Combinational test generation using satisfiability," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 15, no. 9, pp. 1167-1176, Sep. 1996.
124. A. Subramanian, P. Tamayo, V. K. Mootha, S. Mukherjee, B. L. Ebert, M. A. Gillette, A. Paulovich, S. L. Pomeroy, T. R. Golub, E. S. Lander, and J. P. Mesirov, "Gene set enrichment analysis: A knowledge-based approach for interpreting genome-wide expression profiles," Proc. Nat. Acad. Sci. USA, vol. 102, no. 43, pp. 15545-15550, Oct. 2005.
125. D. Tang and R. Iyer, "Dependability measurement and modeling of a multicomputer system," IEEE Trans. Comput., vol. 42, no. 1, pp. 62-75, Jan. 1993.
126. R. Thomas, "Regulatory networks seen as asynchronous automata: A logical description," J. Theor. Biol., vol. 153, pp. 1-23, 1991.
127. [Online]. Available: www.tilera.com
128. R. Treuer, H. Fujiwara, and V. Agarwal, "Implementing a built-in self-test PLA design," IEEE Des. Test Comput., vol. 2, no. 2, pp. 37-48, Apr. 1985.
129. A. Tüdos, G. Besselink, and Schasfoor, "Trends in miniaturized total analysis systems for point-of-care testing in clinical chemistry," Lab Chip, vol. 1, no. 2, pp. 83-95, Dec. 2001.
130. V. Tusher, R. Tibsharani, and G. Chu, "Significance analysis of microarrays applied to the ionizing radiation response," Proc. Nat. Acad. Sci. USA, vol. 98, no. 9, pp. 5116-5121, Apr. 2001.
131. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar, "An 80-tile 1.28TFLOPS network-on-chip in 65 nm CMOS," in Proc. Int. Solid-State Circuits Conf., 2007, pp. 98-99.
132. S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar, "An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 29-41, Jan. 2008.
133. V. Vankamamidi, M. Ottavi, and F. Lombardi, "Two-dimensional schemes for clocking/timing of QCA circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 1, pp. 34-44, Jan. 2008.
134. H. Wang, W. Wang, J. Yang, and P. Wu, "Clustering by pattern similarity in large data sets," in Proc. ACM Conf. Manage. Data, 2002, pp. 394-405.
135. [Online]. Available: http://www.cs.waseda.ac.jp/gcoe/eng/members/
136. W. Wolf, "The future of microprocessor systems on chips," in Proc. DAC, 2004, pp. 681-685.
137. W. Wolf, High Performance Embedded Computing: Architectures, Applications and Methodologies. San Mateo, CA: Morgan Kaufmann, 2006.
138. S. Yoon, C. Nardini, L. Benini, and G. De Micheli, "Discovering coherent biclusters from gene expression data using zero-suppressed binary decision diagrams," IEEE/ACM Trans. Comput. Biol. Bioinf., vol. 2, no. 4, pp. 339-354, Oct.-Dec. 2005.
139. S. Yoon, L. Benini, and G. De Micheli, "Finding co-clusters of genes and clinical parameters," in Proc. EMBC, 2005, pp. 906-912. No. 11.3.1.4.
140. S. Yoon, L. Benini, and G. De Micheli, "A pattern mining method for high-throughput lab-on-chip data analysis," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 2, pp. 358-377, Feb. 2006.
141. P.-H. Yuh, C.-L. Yang, and Y.-W. Chang, "BioRoute: A network-flow-based routing algorithm for the synthesis of digital microfluidic biochips," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. vol. 27, no. 11, pp. 1928-1941, Nov. 2008.
142. T. Zhang, K. Chakrabarty, and R. Fair, "Integrated hierarchical design of microelectrofluidic systems using SystemC," Microelectron. J., vol. 33, no. 5/6, pp. 459-470, May 2002.
143. T. Zhang, K. Chakrabarty, and R. Fair, "Design of reconfigurable composite microsystems based on hardware/software codesign principles," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 31, no. 8, pp. 987-995, Aug. 2002.
144. P. Zhou, Y. Ma, Z. Li, R. Dick, L. Shang, H. Zhou, X. Hong, and Q. Zhou, "3D-STAF: Scalable temperature and leakage aware floorplanning for 3-dimensional integrated circuits," in Proc. ICCAD, 2007, pp. 590-597.