Interconnect opportunities for gigascale integration

IEEE Micro

Volumn 23, Issue 3, 2003, Pages 28-35

  Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATING CIRCUITS; INTERCONNECTION NETWORKS; LSI CIRCUITS; MONOLITHIC INTEGRATED CIRCUITS; SILICON ON INSULATOR TECHNOLOGY; TECHNOLOGICAL FORECASTING;

GIGASCALE INTEGRATION; GIGASCALE MICROSYSTEMS; MONOLITHIC INTERCONNECT TECHNOLOGY; SYSTEM ON A CHIP;

MICROELECTRONICS;

EID: 0042850597     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2003.1209464     Document Type: Article

References (23)

1. R.H. Dennard et al., "Design of Ion-Implanted MOSFET's with Very Small Dimensions," IEEE J. Solid-State Circuits, vol. SC-9, Oct. 1974, pp. 256-268.
2. J.D. Meindl, "Theoretical, Practical and Analogical Limits on ULSI," IEEE Int'l Electron Devices Meeting Technical Digest (IEDM 83), IEEE Press, 1983, pp. 8-13.
3. H.B. Bakoglu and J.D. Meindl, "Optimal Interconnect Circuits for VLSI," IEEE Trans. Electron Devices, vol. ED-32, no. 5, May 1985, pp. 903-909.
4. J.D. Meindl, "Low Power Microelectronics: Retrospect and Prospect," Proc. IEEE, vol. 83, no. 4, 1995, pp. 619-635.
5. J.D. Meindl et al., "Interconnecting Device Opportunities for Gigascale Integration," IEEE Int'l Electron Devices Meeting Technical Digest (IEDM 01), IEEE Press, 2001, pp. 525-528.
6. 2001 International Technology Roadmap for Semiconductors, Sematech, 2001.
7. A. Naeemi et al., "Sea of Leads: A Disruptive Paradigm for a System-On-A-Chip (SoC)," Proc. IEEE Int'l Solid-State Circuit Conf. (ISSCC 01), IEEE Press, 2001, pp. 280-281.
8. T.Y. Chang et al., "Thermal Analysis of Heterogeneous 3-D ICs with Various Integration Scenarios," IEEE Int'l Electron Devices Meeting Technical Digest (IEDM 01), IEEE Press, 2001, pp. 681-684.
9. J.A. Davis and J.D. Meindl, "Compact Distributed RLC Interconnect Models Part I: Single Line Transient, Time Delay, and Overshoot Expressions," IEEE Trans. Electron Devices, vol. 45, no. 3, Nov. 2000, pp. 580-589
10. J.A. Davis and J.D. Meindl, "Compact Distributed RLC Interconnect Models Part II: Coupled Line Transient Expressions and Peak Crosstalk in Multilevel Networks," IEEE Trans. Electron Devices, vol. 45, no. 3, Nov. 2000, pp. 590-597.
11. J.A. Davis, V.K. De, and J.D. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI)-Part I: Derivation and Validation," IEEE Trans. Electron Devices, vol. 45, no. 3, Mar. 1998, pp. 580-589
12. J.A. Davis, V.K. De, and J.D. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI)-Part II: Applications to Clock Frequency, Power Dissipation, and Chip Size Estimation," IEEE Trans. Electron Devices, vol. 45, no. 3, Mar. 1998, pp. 590-597.
13. R. Venkatesan et al., "Optimal n-Tier Multilevel Interconnect Architectures for Gigascale Integration," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 9, no. 6, Dec. 2001, pp. 899-912.
14. P. Zarkesh-Ha, J.A. Davis, and J.D. Meindl, "Prediction of Net-Length Distribution for Global Interconnects in a Heterogeneous System-on-a-Chip," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 8, no. 6, Dec. 2000, pp. 649-659.
15. J.A. Davis et al., "Interconnect Limits on Gigascale Integration (GSI) in the 21st Century," Proc. IEEE, vol. 89, no. 3, Mar. 2001, pp. 305-324.
16. J. Joyner et al., "A Three-Dimensional Stochastic Wire Length Distribution for Variable Separation of Strata," Proc. IEEE 2000 Int'l Interconnect Technology Conf., IEEE Press, 2000, pp. 132-134.
17. J. Joyner and J.D. Meindl, "Opportunities for Reduced Power Dissipation Using Three-Dimensional Integration," Proc. IEEE 2002 Int'l Interconnect Technology Conf., IEEE Press, 2002, pp. 148-150.
18. D.A.B. Miller, "Rationale and Challenges for Optical Interconnects to Electronic Chips," Proc. IEEE, vol. 88, no. 6, 2000, pp. 728-749.
19. L. Giovane et al., "Materials for Monolithic Silicon Microphotonics," Materials & Devices for Silicon-Based Optoelectronics: Materials Research Soc. Symp. Proc., Material Research Soc., 1998, pp. 45-56.
20. E.A. Fitzgerald and L.C. Kimerling, "Silicon-Based Microphotonics and Integrated Optoelectronics," MRS Bulletin, vol. 23, no. 4, Apr. 1998, pp. 39-47.
21. L.C. Kimerling, "Silicon Microphotonics," Applied Surface Science, vol. 159-160, June 2000, pp. 8-13.
22. A.V. Mule et al., "Input Coupling and Guided-Wave Distribution Schemes for Board-Level Intra-Chip Guided-Wave Optical Clock Distribution Network using Volume Grating Coupler Technology," Proc. IEEE 2002 Int'l Interconnect Technology Conf., IEEE Press, 2001, pp. 128-130.
23. M.S. Bakir et al., "Sea of Dual Mode Polymer Pillar I/O Interconnections for Gigascale Integration," IEEE Int'l Solid-State Circuit Conf. (ISSCC 03), IEEE Press, pp. 372-373.