Calibration techniques in nyquist A/D converters

Calibration Techniques in Nyquist A/D Converters

Volumn 873, Issue , 2006, Pages 1-190

  Van Der Ploeg, Hendrik ^a   Nauta, Bram ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84891993183     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/1-4020-4635-9     Document Type: Book

References (129)

1. M. Pelgrom, J. van Rens, M. Vertregt, and M. Dijkstra, "A 25-MS/s 8-bit CMOS A/D converter for embedded application," IEEE J. Solid-State Circuits, vol. 29, pp. 879-886, 1994.
2. J. van Lammeren, The design of low-cost one-chip TV systems. PhD thesis, Universiteit Twente, 2000.
3. C. Mangelsdorf, H. Malik, S. Lee, S. Hisano, and M. Martin, "A two-residue architecture for multistage ADC's," ISSCC Digest of Technical Papers, pp. 64-65, 1993.
4. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, 1989.
5. M. Pelgrom, H. Tuinhout, and M. Vertregt, "Transistor matching in analog applications," IEDM Technical Digest, pp. 34.1.1-34.1.4, 1998.
6. A. Scholten, H. Tromp, L. Tiemeijer, R. van Langevelde, R. Havens, P. de Vreede, R. Roes, P. Woerlee, A. Montree, and D. Klaassen, "Accurate thermal noise model for deep-submicron CMOS," IEDM Technical Digest, pp. 155-158, 1999.
7. K. Laker and W. Sansen, Design of analog integrated circuits and systems. New York: McGraw-Hill, 1994.
8. M. Vertregt and P. Scholtens, "Scalable high speed analog circuit design," in Analog circuit design (J. Huijsing, M. Steyaert, and A. van Roermund, eds.), pp. 3-21, Kluwer Academic Publishers, 2004.
9. B. Razavi, Design of analog CMOS integrated circuits. New York: McGraw-Hill, 2001.
10. D. R. Breuer, "High-speed A/D converter monolithic techniques," ISSCC Digest of Technical Papers, pp. 146-147, 1972.
11. R. A. Nordstrom, "High-speed integrated A/D converter," ISSCC Digest of Technical Papers, pp. 150-151, 1976.
12. J. G. Peterson, "A monolithic video A/D converter," IEEE J. Solid-State Circuits, vol. 6, pp. 932-937, 1979.
13. G. Geelen, "A 6b 1.1GSample/s CMOS A/D converter," ISSCC Digest of Technical Papers, pp. 128-129, 2001.
14. P. Scholtens and M. Vertregt, "A 6-bit 1.6-GS/s flash ADC in 0.18-μ m CMOS using averaging termination," IEEE J. Solid-State Circuits, vol. 37, pp. 1599-1609, 2002.
15. C. Lane, "A 10-bit 60 MSps flash ADC," Proc. BTCM, pp. 44-47, 1989.
16. A. Venes and R. van de Plassche, "An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing," IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1853, 1996.
17. K. Kattmann and J. Barrow, "A technique for reducing differential nonlin-earity errors in flash A/D converters," ISSCC Digest of Technical Papers, pp. 170-171, 1991.
18. K. Kusumoto, A. Matsuzawa, and K. Murata, "A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1200-1206, 1993.
19. 2," IEEE J. Solid-State Circuits, vol. 32, pp. 1887-1895, 1997.
20. R. van de Grift, I. Rutten, and M. van der Veen, "An 8-bit video ADC incorporating folding and interpolation techniques," IEEE J. Solid-State Circuits, vol. 22, pp. 944-953, 1987.
21. J. van Valburg and R. van de Plassche, "An 8-b 650-MHz folding ADC," IEEE J. Solid-State Circuits, vol. 27, pp. 1662-1666, 1992.
22. B. Nauta and A. Venes, "A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 1302-1308, 1995.
23. P. Vorenkamp and R. Roovers, "A 12-b, 60-MSample/s cascaded folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1876-1886, 1997.
24. 2," IEEE J. Solid-State Circuits, vol. 34, pp. 1796-1802, 1999.
25. R. J. van de Plassche and R. E. J. van der Grift, "A high-speed 7 bit A/D converter," IEEE J. Solid-State Circuits, vol. 6, pp. 938-943, 1979.
26. A. Dingwall and V. Zazzu, "An 8-MHz CMOS subranging 8-bit A/D converter," IEEE J. Solid-State Circuits, vol. 20, pp. 1138-1143, 1985.
27. C. Moreland, F. Murden, M. Elliott, J. Young, M. Hensley, and R. Stop, "A 14-bit 100-MSample/s subranging ADC," IEEE J. Solid-State Circuits, vol. 35, pp. 1791-1798, 2000.
28. H. van der Ploeg and R. Remmers, "A 3.3-V, 10-b, 25-MSample/s two-step ADC in 0.35-μ m CMOS," IEEE J. Solid-State Circuits, vol. 34, pp. 1803-1811, 1999.
29. S. Lewis and P. Gray, "A pipelined 5-MSample/s 9-bit analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 22, pp. 954-961, 1987.
30. I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-MSample/s Nyquist-rate CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, pp. 318-325, 2000.
31. D. Cline and P. Gray, "A power optimized 13-b 5 MSample/s pipelined Analog-to-digital converter in 1.2 μ m CMOS," IEEE J. Solid-State Circuits, vol. 31, pp. 294-303, 1996.
32. J.-B. Shyu, G. Temes, and K. Yao, "Random errors in MOS capacitors," IEEE J. Solid-State Circuits, vol. 6, pp. 1070-1076, 1982.
33. W. Yang, D. Kelly, I. Mehr, M. Sayuk, and L. Singer, "A 3-V 340-mW 14b 75-Msample/s CMOS ADC with85-dB SFDR at Nyquist input," IEEE J. Solid-State Circuits, vol. 36, pp. 1931-1936, 2001.
34. A. Abo and P. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline anlog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, pp. 599-606, 1999.
35. L. Singer, S. Ho, M. Timko, and D. Kelly, "A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120MHz," ISSCC Digest of Technical Papers, pp. 38-39, 2000.
36. D. Kelly, I. Mehr, M. Sayuk, and L. Singer, "A 3V 340mW 14b 75MSps CMOS ADC with 85dB SFDR at Nyquist," ISSCC Digest of Technical Papers, pp. 134-135, 2001.
37. B. Murmann and B. Boser, "A 12-bit 75MS/s pipelined ADC using open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, pp. 2040-2050, 2003.
38. J. McCreary and P. Gray, "All-MOS charge redistribution analog-to-digital conversion techniques-part I," IEEE J. Solid-State Circuits, vol. 10, pp. 371-379, 1975.
39. K. Bacrania, "A 12-bit succesive-approximation-type ADC with digital error correction," IEEE J. Solid-State Circuits, vol. 21, pp. 1016-1025, 1986.
40. F. Kuttner, "A 1.2 V 10 b 20 MSample/s non-binary succesive approximation ADC in 0.13μ m CMOS," ISSCC Digest of Technical Papers, pp. 176-177, 2002.
41. J. Lin and B. Haroun, "An embedded 0.8 V/480 μ W 6b/22 MHz flash ADC in 0.13-μ m digital CMOS process using a nonlinear double interpolation technique," IEEE J. Solid-State Circuits, vol. 37, pp. 1610-1617, 2002.
42. 2," ISSCC Digest of Technical Papers, pp. 170-171, 2002.
43. C. Donovan and M. Flynn, "A digital" 6-bit ADC in 0.25-μ m CMOS," IEEE J. Solid-State Circuits, vol. 37, pp. 432-437, 2002.
44. I. Mehr and D. Dalton, "A 500-MSample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel applications," IEEE J. Solid-State Circuits, vol. 34, pp. 912-920, 1999.
45. K. Nagaraj, D. Martin, M. Wolfe, R. Chattopadhyay, S. Pavan, J. Cancio, and T. Viswanathan, "A dual-mode 700-MSample/s 6-bit 200-MSample/s 7-bit A/D converter in a 0.25-μ m digital CMOS process," IEEE J. Solid-State Circuits, vol. 35, pp. 1760-1768, 2000.
46. M. Choi and A. Abidi, "A 6 b 1.3 GSample/s A/D converter in 0.35 μ m CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1847-1858, 2001.
47. K. Nagaraj, F. Chen, T. Le, and T. R. Viswanathan, "Efficient 6-bit A/D converter using a 1-bit folding front end," IEEE J. Solid-State Circuits, vol. 34, pp. 1056-1062, 1999.
48. K. Uyttenhove, J. Vandenbussche, E. Lauwers, G. Gielen, and M. Steyaert, "Design techniques and implementation of an 8-bit 200-MS/s interpolating/averaging CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 38, pp. 483-494, 2003.
49. R. Taft, C. Menkus, M. Tursi, O. Hidri, and V. Pons, "A 1.8 V 1.6 GS/s 8b Self-Calibrating Folding ADC with 7.26 ENOB at Nyquist Frequency," ISSCC Digest of Technical Papers, vol. 47, pp. 252-253, 2004.
50. G. Geelen and E. Paulus, "An 8 b 600 MS/s 200 mW CMOS Folding A/D Converter Using an Amplifier Preset Technique," ISSCC Digest of Technical Papers, vol. 47, pp. 254-255, 2004.
51. K. Yoon, J. Lee, D.-K. Jeong, and W. Kim, "An 8-bit 125 MS/s CMOS folding ADC for gigabit ethernet LSI," VLSI Digest of Technical Papers, pp. 212-213, 2000.
52. M.-H. Liu and S.-I. Liu, "An 8-bit 10 MS/s folding and interpolating ADC using the continous-time auto-zero technique," IEEE J. Solid-State Circuits, vol. 36, pp. 122-128, 2001.
53. Y. Li and E. Sánchez-Sinencio, "A wide input bandwidth 7-bit 300-MSample/s folding and current-mode interpolating ADC," IEEE J. Solid-State Circuits, vol. 38, pp. 1405-1410, 2003.
54. R. Taft and M. Tursi, "A 100-MS/s 8-b CMOS subranging ADC with sustained parametric performance from 3.8 V down to 2.2 V," IEEE J. Solid-State Circuits, vol. 36, pp. 331-338, 2001.
55. B. Brandt and J. Lutsky, "A 75-mW. 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist," IEEE J. Solid-State Circuits, vol. 34, pp. 1788-1795, 1999.
56. H. Pan, M. Segami, M. Choi, J. Cao, and A. Abidi, "A 3.3-V 12-b 50-MS/s A/D converter in 0.6-μ m CMOS with over 80-dB SFDR," IEEE J. Solid-State Circuits, vol. 35, pp. 1769-1780, 2000.
57. M.-J. Choe, B.-S. Song, and K. Bacrania, "A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset trimming," IEEE J. Solid-State Circuits, vol. 35, pp. 1781-1790, 2000.
58. 2 with mixed-signal chopping and calibration," IEEE J. Solid-State Circuits, vol. 36, pp. 1859-1867, 2001.
59. B. Hernes, A. Briskemyr, T. Andersen, F. Telstø, T. Bonnerud, and O. Moldsvor, "A 1.2V 220MS/s 10b Pipeline ADC Implemented in 0.13 m Digital CMOS," ISSCC Digest of Technical Papers, vol. 47, pp. 256-257, 2004.
60. K. Poulton, R. Neff, A. Muto, W. Liu, A. Burstein, and M. Heshami, "A 4 GSample/s 8b ADC in 0.35 μ m CMOS," ISSCC Digest of Technical Papers, pp. 166-167, 2002.
61. K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jew-ett, J. Pernillo, C. Tan, and A. Montijo, "A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 μ m CMOS," ISSCC Digest of Technical Papers, pp. 318-319, 2003.
62. S.-M. Yoo, J.-B. Park, H.-S. Yang, H.-H. Bae, K.-H. Moon, H.-J. Park, S.-H. Lee, and J.-H. Kim, "A 10 b 150 MS/s 123 mW 0.18 μ m CMOS pipelined ADC," ISSCC Digest of Technical Papers, pp. 326-327, 2003.
63. K. Kaviani, O. Oralkan, P. Khuri-Yakub, and B. Wooley, "A multichannel pipeline analog-to-digital converter for an integrated 3-D ultrasound imaging system," IEEE J. Solid-State Circuits, vol. 38, pp. 1266-1270, 2003.
64. D. Miyazaki, S. Kawahito, and M. Furuta, "A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture," IEEE J. Solid-State Circuits, vol. 38, pp. 369-373, 2003.
65. Y.-I. Park, S. Karthikeyan, F. Tsay, and E. Bartolome, "A 10 b 100 MSample/s CMOS pipelined ADC with 1.8 V power supply," ISSCC Digest of Technical Papers, pp. 130-131, 2001.
66. D. Miyazaki, M. Furuta, and S. Kawahito, "A 16 mW 30 MSample/s 10 b pipelined A/D converter using a pseudo-differential architecture," ISSCC Digest of Technical Papers, pp. 174-175, 2002.
67. B.-M. Min, P. Kim, F. Bowman, D. Boisvert, and A. Aude, "A 69-mW 10bit 80-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 38, pp. 2031-2039, 2003.
68. K. Irie, N. Kusayanagi, T. Kawachi, T. Nishibu, and Y. Matsumori, "An 8 b 500 MS/s full Nyquist cascade A/D converter," VLSI Digest of Technical Papers, pp. 77-78, 1999.
69. H.-C. Liu, Z.-M. Lee, and J.-T. Wu, "A 15 b 20 MS/s CMOS Pipelined ADC with Digital Background Calibration," ISSCC Digest of Technical Papers, vol. 47, pp. 454-455, 2004.
70. I. Opris, L. Lewicki, and B. Wong, "A single-ended 12-bit 20 MSample/s self-calibrating pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1898-1903, 1998.
71. J. Ingino and B. Wooley, "A continuously calibrated 12-b 10-MS/s, 3.3-V A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1920-1931, 1998.
72. A. Shabra and H.-S. Lee, "Oversampled pipeline A/D converters with mismatch shaping," IEEE J. Solid-State Circuits, vol. 37, pp. 566-578, 2002.
73. H.-S. Chen, K. Bacrania, and B.-S. Song, "A 14 b 20 MSample/s CMOS pipelined ADC," ISSCC Digest of Technical Papers, pp. 46-47, 2000.
74. I. Opris, B. Wong, and S. Chin, "A pipeline A/D converter architecture with low DNL," IEEE J. Solid-State Circuits, vol. 35, pp. 281-285, 2000.
75. K. Nair and R. Harjani, "A 96 dB SFDR 50 MS/s Digitally Enhanced CMOS Pipeline A/D Converter," ISSCC Digest of Technical Papers, vol. 47, pp. 456-457, 2004.
76. S. Limotyrakis, S. Kulchycki, D. Su, and B. Wooley, "A 150 MS/s 8 b 71 mW Time-Interleaved ADC in 0.18 m CMOS," ISSCC Digest of Technical Papers, vol. 47, pp. 258-259, 2004.
77. Y. Chiu, P. Gray, and B. Nikolic, "A 1.8 V 14 b 10 MS/s Pipelined ADC in 0.18 m CMOS with 99 dB SFDR," ISSCC Digest of Technical Papers, vol. 47, pp. 458-459, 2004.
78. E. Siragusa and I. Galton, "A Digitally Enhanced 1.8 V 15 b 40 MS/s CMOS Pipelined ADC," ISSCC Digest of Technical Papers, vol. 47, pp. 452-453, 2004.
79. C. Michalski, "A 12 b 105 MSample/s, 850 mW analog to digital converter," VLSI Digest of Technical Papers, pp. 208-211, 2000.
80. J. Sauerbrey, D. Schmitt-Landsiedel, and R. Thewes, "A 0.5-V 1-μ W successive approximation ADC," IEEE J. Solid-State Circuits, vol. 38, pp. 1261-1265, 2003.
81. M. Scott, B. Boser, and K. Pister, "An ultralow-energy ADC for smart dust," IEEE J. Solid-State Circuits, vol. 38, pp. 1123-1129, 2003.
82. E. Blecker, T. McDonald, O. Erdogan, P. Hurst, and S. Lewis, "Digital background calibration of an algorithmic analog-to-digital converter using a simplified queue," IEEE J. Solid-State Circuits, vol. 38, pp. 1059-1062, 2003.
83. P. Rombouts, W. de Bilde, and L. Weyten, "A 13.5-b 1.2-V micropower extended counting A/D converter," IEEE J. Solid-State Circuits, vol. 36, pp. 176-183, 2001.
84. O. Erdogan, P. Hurst, and S. Lewis, "A 12-b digital-background- calibrated algorithmic ADC with-90-dB THD," IEEE J. Solid-State Circuits, vol. 34, pp. 1812-1820, 1999.
85. M. Pelgrom, "A 10-b 50-MHz CMOS D/A Converter with 75 Buffer," IEEE J. Solid-State Circuits, vol. 25, pp. 1347-1352, 19910.
86. H. P. Tuinhout, G. Hoogzaad, M. Vertregt, R. L. J. Roovers, and C. Erd-mann, "Design and characterization of a high-precision resistor ladder test structure," IEEE Transactions on Semiconductor Manufacturing, vol. 16, pp. 187-193, 2003.
87. B. Razavi, Principles of data conversion system design. Piscataway: IEEE Press, 1995.
88. T. Shimizu, M. Hotta, K. Maio, and S. Ueda, "A 10-bit 20-MHz two-step parallel A/D converter with internal S/H," IEEE J. Solid-State Circuits, vol. 24, pp. 13-20, 1989.
89. P. Vorenkamp and J. Verdaasdonk, "A 10 b 50 MS/s pipelined ADC," ISSCC Digest of Technical Papers, pp. 32-33, 1992.
90. W. Colleran and A. Abidi, "A 10-b, 75-MHz two-stage pipelined bipolar A/D converter," IEEE J. Solid-State Circuits, vol. 28, pp. 1187-1199, 1993.
91. P. Grant and K. Smith, "Monotonic dual-ladder A/D conversion," IEEE J. Solid-State Circuits, vol. 22, pp. 295-297, 1987.
92. M. Kolluri, "A 12-bit 500-ns subranging ADC," IEEE J. Solid-State Circuits, vol. 24, pp. 1498-1506, 1989.
93. G. Erdi, "A percision trim technique for monolithic analog circuits," IEEE J. Solid-State Circuits, vol. 10, pp. 412-416, 1975.
94. M. Mayes, S. Chin, and L. Stoian, "A low-power 1 MHz. 25 mW 12-bit time-interleaved analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 31, pp. 169-178, 1996.
95. K. Kim, N. Kusayanagi, and A. Abidi, "A 10-b, 100-MS/s CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 302-311, 1997.
96. D. Mercer, "A 14-b, 2.5 MSps pipelined ADC with on-chip EPROM," IEEE J. Solid-State Circuits, vol. 31, pp. 70-76, 1996.
97. H.-S. Lee, D. Hodges, and P. Gray, "A self-calibrating 15 bit CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 19, pp. 813-819, 1984.
98. S.-H. Lee and B.-S. Song, "Digital-domain calibration of multistep analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 27, pp. 1679-1688, 1992.
99. A. Karanicolas, H.-S. Lee, and K. Bacrania, "A 15-b 1-MSample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1207-1215, 1993.
100. H.-S. Lee, "A 12-b 600 k/s digitally self-calibrated pipelined algorithmic ADC," IEEE J. Solid-State Circuits, vol. 29, pp. 509-515, 1994.
101. T.-H. Shu, B.-S. Song, and K. Bacrania, "A 13-b 10-MSample/s ADC digitally calibrated with oversampling delta-sigma converter," IEEE J. Solid-State Circuits, vol. 30, pp. 443-452, 1995.
102. S.-Y. Chuang and T. Sculley, "A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 37, pp. 674-683, 2002.
103. Y.-M. Lin, B. Kim, and P. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D convertre in 3-μ m CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, 1991.
104. B. Razavi and B. Wooley, "Design techniques for high-speed high-resolution comparators," IEEE J. Solid-State Circuits, vol. 27, pp. 1916-1926, 1992.
105. B.-S. Song, M. Tompsett, and K. Lakshmikumar, "A 12-bit 1-MSample/s capacitor error-averaging pipelined A/D converter," IEEE J. Solid-State Circuits, vol. 23, pp. 1324-1333, 1988.
106. E. Sackinger and W. Guggenbuhl, "A versatile building block: the CMOS differential difference amplifier," IEEE J. Solid-State Circuits, vol. 22, pp. 287-294, 1987.
107. K. Dyer, D. Fu, S. Lewis, and P. Hurst, "An analog background calibration technique for time interleaved analog to digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1912-1919, 1998.
108. K. Yoon, S. Park, and W. Kim, "A 6 b 500 MSample/s CMOS flash ADC with a background interpolated auto-zeroing technique," ISSCC Digest of Technical Papers, pp. 326-327, 1999.
109. S.-U. Kwak, H.-S. Lee, and K. Bacrania, "A 15-b, 5-MSample/s low-spurious CMOS ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1866-1875, 1997.
110. P. Yu and H.-S. Lee, "A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 31, pp. 1854-1861, 1996.
111. P. Yu, S. Shehata, A. Joharapurkar, P. Chugh, A. Bugeja, X. Du, S.-U. Kwak, Y. Panantonopoulous, and T. Kuyel, "A 14b 40MSample/s pipelined ADC with DFCA," ISSCC Digest of Technical Papers, pp. 136-137, 2001.
112. D. Fu, K. Dyer, S. Lewis, and P. Hurst, "A digital background calibration technique for time interleaved analog to digital converters," IEEE J. Solid-State Circuits, vol. 33, pp. 1904-1911, 1998.
113. I. Galton, "Digital Cancellation of D/A Converter Noise in Pipelined A/D Converters," IEEE Transaction on Circuits and Systems, vol. 47, pp. 185-196, 2000.
114. J. MacWilliams and N. Sloane, "Pseudo-Random Sequences and Arrays," Proceedings of the IEEE, vol. 64, p. 1715, 1976.
115. S.M. Yamal, D. Fu, N. C.-J. Chang, P. Hurst, and S. Lewis, "Oversampled pipeline A/D converters with mismatch shaping," IEEE J. Solid-State Circuits, vol. 37, pp. 566-578, 2002.
116. C.P. Sandbank, Digital television. Chichester: John Wiley & Sons Ltd., 1990.
117. J. Doernberg, P. Gray, and D. Hodges, "A 10-bit 5-Msample/s CMOS two-step flash ADC," IEEE J. Solid-State Circuits, vol. 24, pp. 241-249, 1989.
118. K. Stafford, P. Gary, and R. Blanchard, "A complete monolithic sample/hold amplifier," IEEE J. Solid-State Circuits, vol. 9, pp. 381-387, 1974.
119. W. Liu, K.-B. Thei, H.-M. Chuang, K.-W. Lin, C.-C. Cheng, Y.-S. Ho, C.-W. Su, S.-C. Wong, C.-H. Lin, and C. Diaz, "Characterization of Poly-silicon Resistors in Sub-0.25μ m CMOS ULSI Applications," IEEE Electron Device Letters, vol. 22, pp. 318-320, 2001.
120. J. Rijns, "CMOS low distortion high-frequency variable-gain amplifier," IEEE J. Solid-State Circuits, vol. 31, pp. 1029-1035, 1996.
121. T. Miki, H. Kouno, Y. Kinoshita, T. Igarashi, and K. Okada, "A 10-b 50 MS/s 500-mW A/D converter using a differential-voltage subconverter," IEEE J. Solid-State Circuits, vol. 29, pp. 516-522, 1994.
122. W. Black and D. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. 15, pp. 1022-1029, 1980.
123. A. Zjajo, H. van der Ploeg, and M. Vertregt, "A 1.8V 100mW 12-bits 80Msample/s two-step ADC in 0.18-μ m CMOS," Proceedings of ESSIRC, pp. 241-244, 2003.
124. R. J. van de Plassche and P. Baltus, "An 8-bit 100-MHz full-Nyquist analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 23, pp. 1334-1344, 1988.
125. T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba, "An 80-MHz 8-bit CMOS D/A Converter," IEEE J. Solid-State Circuits, vol. 21, pp. 983-988, 1986.
126. S.-B. You, J.-W. Kim, and S. Kim, "A CMOS 16-bit 20MSPS analog front end for scanner/MFP applications," IEEE Transactions on Consumer Electronics, vol. 49, pp. 647-652, 2003.
127. Redundancy can be used in all types of converters where a selection has to be made for the following step. These are the pipe-lined, two-step and successive approximation (SAR) architectures, as explained later.
128. Another option could be to calibrate the gain of a single residue system instead of the offset in a dual-residue system. However, in this book offset calibration is chosen over gain calibration since offset can be measured and compensated more easily because it is a DC effect
129. A similar offset detection method has been published later than [58] in [115].