A multichannel pipeline analog-to-digital converter for an integrated 3-D ultrasound imaging system

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 7, 2003, Pages 1266-1270

  Kaviani, Kambiz ^a   Oralkan, Ömer ^a   Khuri Yakub, Pierre ^b   Wooley, Bruce A ^a  

^a Stanford University   (United States)

^b STANFORD UNIVERSITY   (United States)

Author keywords

Analog to digital converter (ADC); Mixed signal integrated circuits; Multichannel; Multiplexing; Pipeline analog to digital conversion; Switched capacitor circuits; Ultrasound imaging

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; IMAGING TECHNIQUES; MULTIPLEXING; SIGNAL TO NOISE RATIO; ULTRASONICS;

SWITCHED-CAPACITOR CIRCUITS;

ANALOG TO DIGITAL CONVERSION;

EID: 0038155505     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.813294     Document Type: Article

References (14)

1. A. Fenster and D. Downey, "3-D ultrasound imaging: A review," IEEE Eng. Med. Biol., vol. 15, no. 6, pp. 41-51, Nov.-Dec. 1996.
2. Ö. Oralkan, A. S. Ergun, J. A. Johnson, M. Karaman, U. Demirci, K. Kaviani, T. H. Lee, and B. T. Khuri-Yakub, "Capacitive micromachined ultrasonic transducers: Next-generation arrays for acoustic imaging?," IEEE Trans. Ultrason., Ferroelect., Freq. Contr., vol. 49, pp. 1596-1610, Nov. 2002.
3. Ö. Oralkan, X. Jin, F. L. Degerlekin, and B. T. Khuri-Yakub, "Simulation and experimental characterization of a 2-D capacitive micromachined ultrasonic transducer array element," IEEE Trans. Ultrason. Ferroelect. Freq. Contr., vol. 46, pp. 1337-1340, Nov. 1999.
4. C.-H. Cheng, E. M. Chow, X. C. Jin, S. Ergun, and B. T. Khuri-Yakub, "An efficient electrical addressing method using through-wafer vias for two-dimensional ultrasonic arrays," in Proc. IEEE Ultrasonics Symp., 2000, pp. 1179-1182.
5. C. S. G. Conroy, D. W. Cline, and P. R. Gray, "A 8-b. 85-MS/s parallel pipeline A/D converter in 1-μm CMOS," IEEE J. Solid-Stale Circuits, vol. 28, pp. 447-454, Apr. 1993.
6. K. Nakamura, M. Hotta, L. R. Carley, and D. J. Allstot, "An 85-mW, 10-b, 40-MSample/s CMOS parallel-pipelined ADC," IEEE J. Solid-State Circuits, vol. 30, pp. 173-183, Mar. 1995.
7. T. B. Cho and P. R. Gray, "A 10-b, 20-MSample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
8. D. W. Cline and P. R. Gray, "A power optimized 13-b 5-Msamples/s pipelined analog-to-digital converter in 1.2-/Km CMOS," IEEE J. Solid-State Circuits, vol. 31, pp. 294-303, Mar. 1996.
9. S. H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst.II. vol. 39, pp. 516-523, Aug. 1992.
10. W. C. Black Jr. and D. A. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. 15, pp. 1022-1029, Dec. 1980.
11. Y.-M. Lin, B. Kim, and P. R. Gray, "A 13-b, 2.5-MHz self-calibrated pipelined A/D conveter in 3-μm CMOS," IEEE J. Solid-State Circuits, vol. 26, pp. 628-636, Apr. 1991.
12. K. Bull and G. J. G. M. Geelen, "A fast-settling CMOS op-amp for SC circuits with 90-dB DC gain," IEEE Trans. Circuits Syst. II, vol. 25, pp. 1379-1384, Dec. 1990.
13. M. J. MCNutt, S. LeMarquis, and J. L. Dunkley, "Systematic capacitance matching errors and corrective layout procedures," IEEE J. Solid-State Circuits, vol. 29, pp. 611-616, May 1994.
14. J. Doenberg, H. Lee, and D. Hodges, "Full-speed testing of A/D converters," IEEE J. Solid-State Circuits, vol. SC-19, pp. 820-827, Dec. 1984.