Oversampled pipeline A/D converters with mismatch shaping

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 5, 2002, Pages 566-578

  Shabra, Ayman ^a   Lee, Hae Seung ^b,c  

^a ANALOG DEVICES INC   (United States)

^b IEEE

^c Department of Electrical Engineering and Computer Science   (United States)

Author keywords

Analog to digital converter; Dynamic element matching; Mismatch shaping; Pipeline

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITORS; CMOS INTEGRATED CIRCUITS; LINEAR NETWORK ANALYSIS; MODULATORS; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO; SWITCHING CIRCUITS;

DYNAMIC ELEMENT MATCHING; FEEDBACK CAPACITORS; MISMATCH SHAPING; PIPELINE ANALOG TO DIGITAL CONVERTERS;

SOLID STATE DEVICES;

EID: 0036565022     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.997849     Document Type: Article

References (34)

1. Oversampling pipeline A/D converters with mismatch shaping
2. A 12-bit mismatch-shaped pipeline A/D converter
3. Linearity enhancement of multibit SD A/D D/A converters using data weighted averaging
4. A noise shaping coder topology for 15+ bit converters
5. A 12-b, 60-MSample/s cascaded folding and interpolation ADC
6. A 14-b 100-Msample/s subranging ADC
7. A use of double integration in sigma-delta modulation
8. A higher order topology for interpolative modulators for oversampling A/D converters
9. A 16-bit oversampling A-to-D conversion technique using triple-integration noise shaping
10. An improved sigma-delta modulator architecture
11. A high-resolution multibit SD ADC with digital correction and relaxed amplifier requirements
12. Multibit SD converter incorporating a novel class of dynamic element matching
13. A Nyquist-rate delta-sigma A/D converter
14. A Nyquist-rate pipelined oversampling A/D converter
15. Delta-sigma modulator based A/D conversion without oversampling
16. A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral
17. A 13 b 2.5 MHz self-calibrated pipelined A/D converter in 3-mm CMOS
18. A 15-b 1-Msamples/s digitally self-calibrated pipeline ADC
19. A 15-b 5-Msamples/s low spurious CMOS ADC
20. A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter
21. A ratio independent algorithmic analog-to-digital conversion technique
22. Refernce refreshing cyclic analog-to-digital and digital-to-analog converters
23. A continuously calibrated 12-b 10-MS/s 3.3-V A/D converter
24. A 12-b 65-MSample/s CMOS ADC with 82-dB SFDR at 120 MHz
25. A cascaded sigma-delta pipeline A/D converter with 1.25-MHz signal bandwidth and 89-dB SNR
26. A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8× oversampling ratio
27. A low-power reconfigurable analog-to-digital converter
28. A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC
29. A pipelined 5-Msample/s 9-bit analog-to-digital converter
30. A pipeline A/D conversion technique with near-inherent monotonicity
31. A 3-V 340-mW 14-b 75-MSPS CMOS ADC with 85-dB SFDR at Nyquist
32. Full-speed testing of A/D converters