8-bit 10 MS/s folding and interpolating ADC using the continuous-time auto-zero technique

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 1, 2001, Pages 122-128

  Liu, Ming Huang ^a   Liu, Shen Iuan ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; DIFFERENTIAL AMPLIFIERS; INTERPOLATION; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

CONTINUOUS-TIME AUTO-ZERO TECHNIQUE; FOLDING AND INTERPOLATING ANALOG-TO-DIGITAL CONVERTORS (FIADC);

ANALOG TO DIGITAL CONVERSION;

EID: 0035117766     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.896236     Document Type: Article

References (12)

1. M. P. Flynn and B. Sheahan, "A 400-Msample/s 6-b CMOS folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 33, pp. 1932-1938, Dec. 1998.
2. P. Vorenkamp and R. Roovers, "A 12-b 60-Msamples/s cascaded folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1876-1886, Dec. 1997.
3. 2," IEEE J. Solid-State Circuits, vol. 32, pp. 1887-1895, Dec. 1997.
4. M. P. Flynn and D. J. Allstot, "CMOS folding A/D converters with current-mode interpolation," IEEE J. Solid-State Circuits, vol. 31, pp. 1248-1257, Sept. 1996.
5. B. Naula and A. G. W. Venes, "A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 1302-1308, Dec. 1995.
6. A. G. W. Venes and R. J. van de Plassche, "An 80-MHz 80mW 8-b CMOS folding A/D converter with distributed track- and-hold preprocessing," IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1853, Dec. 1996
7. A. G. W. Venes and R. J. van de Plassche, "Power and scaling rules of CMOS high-speed A/D converters," in Analog Circuit Design. Norwood, MA: Kluwer, 1997, pp. 25-48.
8. J. G. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, pp. 1723-1727, Nov. 1996.
9. S. Tsukamoto, W. Schofield, and T. Endo, "A CMOS 6-b 400-Msample/s ADC with error correction," IEEE J. Solid-State Circuits, vol. 33, pp. 1939-1947, Dec. 1998.
10. B. Razavi, Principles of Data Conversion System Design. Piscataway. NJ: IEEE Press, 1995.
11. S. Tsukamoto et al., "A CMOS 6-b 200MSample/s 3 V-supply A/D converter for a PRML read channel LSI," IEEE J. Solid-State Circuits, vol. 31, pp. 1831-1836, Nov. 1996.
12. K. Yoon et al., "A 6-b 500-MSample/s CMOS flash ADC with a background interpolated auto-zeroing technique," in Proc. ISSCC, 1999, WA 18.6, pp. 326-327.