A 6-b 1.6-Gsample/s flash ADC in 0.18-μm CMOS using averaging termination

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 12, 2002, Pages 1599-1609

  Scholtens, Peter C S ^a   Vertregt, Maarten ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

Analog to digital conversion; Averaging termination; CMOS analog integrated circuits; Distributed amplifiers; Flash converter; Gray codes; Offset averaging; Resistor averaging network; Sample and hold circuits; Spatial filters

Indexed keywords

AMPLIFIERS (ELECTRONIC); DIGITAL SIGNAL PROCESSING; ELECTRIC DISTORTION; ELECTRIC FILTERS; RESISTORS;

AVERAGING TERMINATIONS;

CMOS INTEGRATED CIRCUITS;

EID: 0036917305     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.804334     Document Type: Conference Paper

References (19)

1. K. Nagaraj, D.A. Martin, M. Wolfe, R. Chattopadhyay, S. Pavan, J. Cancio, and T.R. Viswanathan, "A dual-mode 700-Msamples/s 6-bit 200-Msample/s 7-bit A/D converter in a 0.25 μm digital CMOS process," IEEE J. Solid-State Circuits, vol. 35, pp. 1760-1768, Dec. 2000.
2. I. Mehr and D. Dalton, "A 500-MSample/s, 6-bit nyquist-rate ADC for disk-drive read-channel applications," IEEE J. Solid-State Circuits, vol. 34, pp. 912-920, July 1999.
3. K. Sushihara, H. Kimura, Y. Okamoto, K. Nishimura, and A. Matsuwasa, "A 6b 800 MSample/s CMOS A/D converter," in Proc. IEEE Int. Solid-State Circuits Conf. 2001, pp. 428-429.
4. M. Choi and A.A. Abidi, "A 6-b 1.3-Gsample/s A/D converter in 0.35μm CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1847-1858, Dec. 2001.
5. G. Geelen, "A 6b 1.1GSample/s CMOS A/D converter," in Proc. IEEE Int. Solid-State Circuits Conf. 2001, pp. 128-129.
6. K. Poulton, R. Neff, A. Muto, W. Liu, A. Burstein, and M. Heshami, "A 4GSample/s 8b ADC in 0.35μm CMOS," in Proc. IEEE Int. Solid-State Circuits Conf. 2002, pp. 166-167.
7. M. Vertregt and P.C.S. Scholtens, "Scalable high-speed analog circuit design," in Analog Circuit Design: Scalable Analog Circuit Design, High-Speed D/A Converters, RF Power Amplifiers. Boston, MA: Kluwer, pp. 3-11.
8. K. Kattmann and J. Barrow, "A technique for reducing differential non-linearity errors in flash A/D converters," in Proc. IEEE Int. Solid-State Circuits Conf. 1991, pp. 170-171.
9. P.C.S. Scholtens, "A 2.5 volt 6-bit 600MS/s flash ADC in 0.25μm CMOS," in Proc. 26th Eur. Solid-State Circuits Conf. 2000, pp. 196-199.
10. 2," IEEE J. Solid-State Circuits, Dec. 1997.
11. M.J.M. Pelgrom, A.C.J. Duijnmaijer, and A.P.G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
12. P.R. Gray and R.G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, p. 247.
13. R.E.J. Van de Grift, I.W.J.M. Rutten, and M. Van der Veen, "An 8-bit video ADC incorporating folding and interpolating techniques," IEEE J. Solid-State Circuits, vol. SC-22, Dec. 1987.
14. M.J.M. Pelgrom, A.C. Jeannet van Rens, M. Vertregt, and M.B. Dijkstra, "A 25-Ms/s 8-bit CMOS A/D converter for embedded application," IEEE J. Solid-State Circuits, vol. 29, Aug. 1994.
15. K. Uyttenhove, A. Marques, and M. Steyaert, "A 6-bit 1GHz acquisition speed CMOS flash ADC with digital error correction," in Proc. IEEE Custom Integrated Circuits Conf., May 2000, pp. 249-252.
16. C.L. Portmann and T.H.Y. Meng, "Power-efficient metastability error reduction in CMOS flash A/D converters," IEEE J. Solid-State Circuits, no. 8, Aug. 1996.
17. B. Razavi, Principles of Data Conversion System Design. New York: IEEE Press, 1995, pp. 114-116.
18. S. Tsukamoto, W.G. Schofield, and T. Endo, "A CMOS 6-b, 400-MSample/s ADC with error correction," IEEE J. Solid-State Circuits, vol. 33, pp. 1939-1947, Dec. 1998.
19. R.J. Van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters. Boston, MA: Kluwer, 1994.