Efficient 6-bit A/D converter using a 1-bit folding front end

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 8, 1999, Pages 1056-1062

  Nagaraj, K ^a   Chen, F ^a   Le, T ^a   Viswanathan, T R ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUIT MANUFACTURE; LOCAL AREA NETWORKS;

FOLDING CONVERTERS; TRANSMISSION GATES; ZERO CROSSING DETECTOR;

ANALOG TO DIGITAL CONVERSION;

EID: 0033169556     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.777103     Document Type: Article

References (12)

1. H. Reyhani and P. Quinlan, "A 5V 6-b, 80 MS/s BiCMOS flash ADC," IEEE J. Solid-State Circuits, vol. 29, pp. 873-878, Aug. 1994.
2. J. Spalding and D. Dalton, "A 200 Msamples/s 6b flash ADC in 0.6 μm CMOS," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 320-321.
3. B.-S. Song, S. H. Lee, and M. F. Tompsett, "A 10 b 15b MHz CMOS recycling two step A/D converter," IEEE J. Solid-State Circuits, vol. 25, pp. 1328-1338, Dec. 1990.
4. W. T. Colleran and A. A. Abidi, "A 10-b, 75 MHz two-stage pipelined bipolar A/D converter," IEEE J. Solid-State Circuits, vol. 28, pp. 1187-1199, Dec. 1993.
5. G. T. Uehara and P. R. Gray, "A 100 MHz A/D interface for PRML magnetic disk drive read channels," IEEE J. Solid-State Circuits, vol. 29, pp. 1606-1613, Dec. 1994.
6. B. Nauta and A. G. W. Venes, "A 70 MS/s 110 mW 8-bit CMOS folding and interpolating A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 1302-1308, Dec. 1995.
7. M. P. Flynn and D. J. Allstot, "CMOS folding A/D converters with current mode interpolation," IEEE J. Solid-State Circuits, vol. 31, pp. 1248-1257, Sept. 1996.
8. A. G. Veenes and R. J. Van de Plassche, "An 80 MHz 8b CMOS folding A/D converter with distributed track and hold processing," IEEE J. Solid-State Circuits, vol. 31, pp. 1246-1253, Dec. 1996.
9. R. Allini, G. Betti, I. Bietti, G. Bollati, F. Brianti, A. Dati, M. Demicheli, P. Gadducci, S. Marchese, E. Marconetti, V. Pisati, M. Zuffada, R. Castello, F. Heydari, P. Gillen, G. Maguire, M. Marrow, S. McDonagh, F. O'Brien, J. O'Brien, N. O'hEarcain, D. Reddy, L. Fredrickson, D. Stone, and L. Volz, "A 200 Msamples/s trellis-coded PRML read/write channel using analog adaptive equalizer and digital servo ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1824-1838, Nov. 1997.
10. 2," IEEE J. Solid-State Circuits, vol. 32, pp. 1887-1895, Dec. 1997.
11. M. Steyaert, R. Roovers, and J. Craninckx, "A 100 MHz 8-bit CMOS interpolating A/D converter," in Proc. CICC, May 1993, pp. 28.1.1-28.1.4.
12. R. Roovers and M. J. Steyaert, "A 175 Msamples/s 6b 160 mW 3.3 V CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 31, pp. 938-944, July 1996.