-
1
-
-
0032136627
-
Design techniques for a low-power low-cost CMOS A/D converter
-
Aug.
-
D.-Y. Chang and S.-H. Lee, "Design techniques for a low-power low-cost CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1244-1248, Aug. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, pp. 1244-1248
-
-
Chang, D.-Y.1
Lee, S.-H.2
-
2
-
-
0031621634
-
A CMOS 260 Mbps read channel with EPRML performance
-
June
-
T. Conway, P. Quinlan, J. Spalding, D. Hitchcox, I. Mehr, D. Dalton, and K. McCall, "A CMOS 260 Mbps read channel with EPRML performance," in Dig. Symp. VLSI Circuits, June 1998, pp. 152-155.
-
(1998)
Dig. Symp. VLSI Circuits
, pp. 152-155
-
-
Conway, T.1
Quinlan, P.2
Spalding, J.3
Hitchcox, D.4
Mehr, I.5
Dalton, D.6
McCall, K.7
-
3
-
-
0030241345
-
CMOS folding A/D converters with current-mode interpolation
-
Sept.
-
M. P. Flynn and D. J. Allstot, "CMOS folding A/D converters with current-mode interpolation," IEEE J. Solid-State Circuits, vol. 31, pp. 1248-1257, Sept. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, pp. 1248-1257
-
-
Flynn, M.P.1
Allstot, D.J.2
-
4
-
-
0031700804
-
A 400 MSample/s CMOS folding and interpolating ADC
-
Feb.
-
M. P. Flynn and B. Sheahan, "A 400 MSample/s CMOS folding and interpolating ADC," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 150-151.
-
(1998)
ISSCC Dig. Tech. Papers
, pp. 150-151
-
-
Flynn, M.P.1
Sheahan, B.2
-
5
-
-
0028465271
-
Optimization of chopper amplifiers for speed and gain
-
July
-
B. Fotouhi, "Optimization of chopper amplifiers for speed and gain," IEEE J. Solid-State Circuits, vol. 29, pp. 823-828, July 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 823-828
-
-
Fotouhi, B.1
-
6
-
-
0025382888
-
A 400-MHz input flash converter with error correction
-
Jan.
-
C. W. Mangelsdorf, "A 400-MHz input flash converter with error correction," IEEE J. Solid-State Circuits, vol. 25, pp. 184-191, Jan. 1990.
-
(1990)
IEEE J. Solid-State Circuits
, vol.25
, pp. 184-191
-
-
Mangelsdorf, C.W.1
-
7
-
-
0031117814
-
m - C filter for PRML read channel applications at 150 Mb/s and beyond
-
Apr.
-
m - C filter for PRML read channel applications at 150 Mb/s and beyond," IEEE J. Solid-State Circuits, vol. 32, pp. 499-513, Apr. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 499-513
-
-
Mehr, I.1
Welland, D.2
-
8
-
-
0031102957
-
A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers
-
Mar.
-
K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, "A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers," IEEE J. Solid-State Circuits, vol. 32, pp. 312-320, Mar. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 312-320
-
-
Nagaraj, K.1
Fetterman, H.S.2
Anidjar, J.3
Lewis, S.H.4
Renninger, R.G.5
-
9
-
-
0031235388
-
Error suppressing encode logic of FCDL in a 6-b flash A/D converter
-
Sept.
-
K. Ono, T. Matsuura, E. Imaizumi, H. Okazawa, and R. Shimokawa, "Error suppressing encode logic of FCDL in a 6-b flash A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 1460-1464, Sept. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 1460-1464
-
-
Ono, K.1
Matsuura, T.2
Imaizumi, E.3
Okazawa, H.4
Shimokawa, R.5
-
10
-
-
0030213799
-
Power-efficient metastability error reduction in CMOS flash A/D converters
-
Aug.
-
C. L. Portmann and T. H. Y. Meng, "Power-efficient metastability error reduction in CMOS flash A/D converters," IEEE J. Solid-State Circuits, vol. 31, pp. 1132-1140, Aug. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, pp. 1132-1140
-
-
Portmann, C.L.1
Meng, T.H.Y.2
-
12
-
-
0030189167
-
A 175 Ms/s, 6b, 160 mW, 3.3 V CMOS A/D converter
-
July
-
R. Roovers and M. S. J. Steyaert, "A 175 Ms/s, 6b, 160 mW, 3.3 V CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 31, pp. 938-944, July 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, pp. 938-944
-
-
Roovers, R.1
Steyaert, M.S.J.2
-
13
-
-
0031683729
-
A 5.75b 350 MSample/s or 6.75b 150 MSample/s reconfigurable flash ADC for a PRML read channel
-
Feb.
-
P. Setty J. Barner, J. Plany, H. Burger, and J. Sonntag, "A 5.75b 350 MSample/s or 6.75b 150 MSample/s reconfigurable flash ADC for a PRML read channel," in ISSCC Dig. Tech. Papers. Feb. 1998, pp. 148-149.
-
(1998)
ISSCC Dig. Tech. Papers
, pp. 148-149
-
-
Setty, P.1
Barner, J.2
Plany, J.3
Burger, H.4
Sonntag, J.5
-
14
-
-
0030086661
-
A 200 MSample/s 6b flash ADC in 0.6 μm CMOS
-
San Francisco, CA, Feb.
-
J. Spalding and D. Dalton, "A 200 MSample/s 6b flash ADC in 0.6 μm CMOS," in ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1996, pp. 320-321.
-
(1996)
ISSCC Dig. Tech. Papers
, pp. 320-321
-
-
Spalding, J.1
Dalton, D.2
-
15
-
-
0028734254
-
A 100 MHz A/D Interface for PRML magnetic disk read channels
-
Dec.
-
G. T. Uehara and P. R. Gray, "A 100 MHz A/D Interface for PRML magnetic disk read channels," IEEE J. Solid-State Circuits, vol. 29, pp. 1606-1613, Dec. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 1606-1613
-
-
Uehara, G.T.1
Gray, P.R.2
-
16
-
-
0030411456
-
An 80-MHz, 80 mW, 8-b CMOS folding A/D converter with distributed track-and-hold pre-processing
-
Dec.
-
A. G. W. Venes and R. J. van de Plassche, "An 80-MHz, 80 mW, 8-b CMOS folding A/D converter with distributed track-and-hold pre-processing," IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1853, Dec. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, pp. 1846-1853
-
-
Venes, A.G.W.1
Van De Plassche, R.J.2
-
17
-
-
0031378861
-
A 12-b, 60-Msample/s cascaded folding and interpolating ADC
-
Dec.
-
P. Vorenkamp and R. Roovers, "A 12-b, 60-Msample/s cascaded folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1876-1888, Dec. 1997.
-
(1997)
IEEE J. Solid-State Circuits
, vol.32
, pp. 1876-1888
-
-
Vorenkamp, P.1
Roovers, R.2
-
18
-
-
0030288231
-
A CMOS 6-b, 200 MSample/s, 3 V-supply A/D converter for a PRML read channel LSI
-
Nov.
-
S. Tsukamoto, I. Dedic, T. Endo, K. Kikuta, K. Goto, and O. Kobayashi, "A CMOS 6-b, 200 MSample/s, 3 V-supply A/D converter for a PRML read channel LSI," IEEE J. Solid-State Circuits, vol. 31, pp. 1831-1836, Nov. 1996.
-
(1996)
IEEE J. Solid-State Circuits
, vol.31
, pp. 1831-1836
-
-
Tsukamoto, S.1
Dedic, I.2
Endo, T.3
Kikuta, K.4
Goto, K.5
Kobayashi, O.6
-
19
-
-
0031655848
-
A CMOS 6b 400 MSample/s ADC with Error Correction
-
Feb.
-
S. Tsukamoto, T. Endo, and W. G. Schofield, "A CMOS 6b 400 MSample/s ADC with Error Correction," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 152-153.
-
(1998)
ISSCC Dig. Tech. Papers
, pp. 152-153
-
-
Tsukamoto, S.1
Endo, T.2
Schofield, W.G.3
|