Survey of energy-cognizant scheduling techniques

IEEE Transactions on Parallel and Distributed Systems

Volumn 24, Issue 7, 2013, Pages 1447-1464

  Zhuravlev, Sergey ^a   Saez, Juan Carlos ^b   Blagodurov, Sergey ^a   Fedorova, Alexandra ^a   Prieto, Manuel ^b  

^a SIMON FRASER UNIVERSITY   (Canada)

^b UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

Author keywords

asymmetric multicore processors; cooperative resource sharing; power aware scheduling; shared resource contention; Survey; thermal effects; thread level scheduling

Indexed keywords

ASYMMETRIC MULTICORE; COMPUTATIONAL SYSTEM; ENERGY MINIMIZATION; HARDWARE DESIGNERS; POWER-AWARE SCHEDULING; RESOURCE SHARING; SCHEDULING TECHNIQUES; SHARED RESOURCE CONTENTIONS;

HARDWARE; MOBILE DEVICES; SOFTWARE ARCHITECTURE; SURVEYS; THERMAL EFFECTS;

SCHEDULING;

EID: 84878400706     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2012.20     Document Type: Review

References (86)

1. T. Burd and R. Brodersen, "Energy Efficient CMOS Microprocessor Design," Proc. 28th Hawaii Int'l Conf. System Sciences, vol. 1, pp. 288-297, 1995.
2. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-power CMOS Digital Design," IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1992.
3. S. Kaxiras and M. Martonosi, Computer Architecture Techniques for Power-Efficiency. Morgan & Claypool, 2008.
4. M. Bohr, R. Chau, T. Ghani, and K. Mistry, "The High-k Solution," IEEE Spectrum, vol. 44, no. 10, pp. 29-35, Oct. 2007. (Pubitemid 47570274)
5. T.J. Semiconductor, B. Doyle, M. Group, and I. Corporation, "Transistor Elements for 30 nm Physical Gate Lengths and Beyond," Int'l Technology J., vol. 6, pp. 42-54, 2002.
6. S. Yang, M. Powell, B. Falsafi, K. Roy, and T. Vijaykumar, "An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-caches," Proc. Seventh Int'l Symp. High-Performance Computer Architecture (HPCA '01), pp. 147- 157, 2001. (Pubitemid 32873585)
7. S. Kaxiras, Z. Hu, and M. Martonosi, "Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power," Proc. Int'l Symp. Computer Architecture (ISCA '01), pp. 240-251, 2001. (Pubitemid 32825409)
8. N. Azizi, A. Moshovos, and F.N. Najm, "Low-Leakage Asymmetric-Cell SRAM," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED '02), pp. 48-51, 2002.
9. HP, Intel Microsoft, Phoenix and Toshiba, Advanced Configuration and Power Interface (ACPI) 4.0 Specification, 2010.
10. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for Reduced CPU Energy," Proc. First USENIX Conf. Operating Systems Design and Implementation (OSDI '94), 1994.
11. F. Yao, A. Demers, and S. Shenker, "A Scheduling Model for Reduced CPU Energy," Proc. 36th Ann. Symp. Foundations of Computer Science (FOCS '95), pp. 374-382, 1995.
12. T. Ishihara and H. Yasuura, "Voltage Scheduling Problem for Dynamically Variable Voltage Processors," Proc. Int'l Symp. Low Power Electronics and Design, pp. 197-202, 1998.
13. H. Aydi, P. Meji'a-Alvarez, D. Mossé, and R. Melhem, "Dynamic and Aggressive Scheduling Techniques for Power-Aware Real- Time Systems," Proc. 22nd IEEE Real-Time Systems Symp. (RTSS '01), pp. 95-105, 2001 (Pubitemid 34064485)
14. D. Zhu, R. Melhem, and B. Childers, "Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems," IEEE Trans. Parallel and Distributed Systems, vol. 14, no. 7, pp. 686-700, July 2003.
15. C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for A Given Power Budget," Proc. 39th Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO), pp. 347-358. 2006. (Pubitemid 351337009)
16. G. Dhiman and T.S. Rosing, "Dynamic Voltage Frequency Scaling for Multi-Tasking Systems Using Online Learning," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED), pp. 207-212. 2007. (Pubitemid 350239927)
17. J.C. Saez, M. Prieto, A. Fedorova, and S. Blagodurov, "A Comprehensive Scheduler for Asymmetric Multicore Processors," Proc. Fifth European Conf. Computer Systems (EuroSys '10), 2010.
18. D. Shelepov, J.C. Saez, S. Jeffery, A. Fedorova, N. Perez, Z.F. Huang, S. Blagodurov, and V. Kumar, "HASS: A Scheduler for Heterogeneous Multicore Systems," ACM SIGOPS Operating Systems Rev., vol. 43, no. 2, pp. 66-75, 2009.
19. V.W. Freeh, D.K. Lowenthal, F. Pan, N. Kappiah, R. Springer, and B.L. Rountree, "Analyzing the Energy-Time Trade-Off in High- Performance Computing Applications," IEEE Trans. Parallel and Distributed Systems, vol. 18, no. 6, pp. 835-848, June 2007. (Pubitemid 46767744)
20. G. Dhiman and T.S. Rosing, "System-Level Power Management Using Online Learning," IEEE Trans. Computer-Aided Design Integrated Ciruits and Systems, vol. 28, no. 5, pp. 676-689, May 2009.
21. Y.C. Lee and A. Zomaya, "Energy Conscious Scheduling for Distributed Computing Systems under Different Operating Conditions," IEEE Trans. Parallel and Distributed Systems, vol. 22, no. 8, pp. 1374-1381, Aug. 2011.
22. G. Dhiman and T.S. Rosing, "Dynamic Power Management Using Machine Learning," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD '06), pp. 747-754, 2006.
23. S. Herbert and D. Marculescu, "Analysis of Dynamic Voltage/ Frequency Scaling in Chip-Multiprocessors," Proc. Int'l Symp. Low power Electronics and Design (ISLPED '07), pp. 38-43, 2007. (Pubitemid 350239900)
24. Intel Corporation "Intel Core i7-900 Desktop Processor Extreme Ed. Series and Intel Core i7-900 Desktop Processor Series on 32- nm Process,"Specification, http://download.intel.com/design/ processor/datashts/323252.pdf, 2010.
25. Intel Labs, The SCC Platform Overview, http://techresearch.intel. com/spaw2/uploads/files/SCC-Platform-Overview.pdf, May 2010.
26. S. Cho and R.G. Melhem, "Corollaries to Amdahl's Law for Energy," Computer Architecture Letters, vol. 7, no. 1, pp. 25-28, Jan. 2008.
27. S. Cho and R.G. Melhem, "On the Interplay of Parallelization, Program Performance, and Energy Consumption," IEEE Trans. Parallel and Distributed Systems, vol. 21, no. 3, pp. 342-353, Mar. 2010.
28. E. Le Sueur and G. Heiser, "Dynamic Voltage and Frequency Scaling: The Laws of Diminishing Returns," Proc. Int'l Conf. Power Aware Computing and Systems (HotPower '10), pp. 1-8, 2010.
29. R. Teodorescu and J. Torrellas, "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors," Proc. 35th Ann. Int'l Symp. Computer Architecture (ISCA '08), pp. 363-374, 2008.
30. D. Shin and J. Kim, "Power-Aware Scheduling of Conditional Task Graphs in Real-Time Multiprocessor Systems," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED), pp. 408-413, 2003.
31. M. Curtis-Maury, J. Dzierwa, C.D. Antonopoulos, and D.S. Nikolopoulos, "Online Power-Performance Adaptation of Multithreaded Programs Using Hardware Event-based Prediction," Proc. 20th Ann. Int'l Conf. Supercomputing (ICS '06), pp. 157-166, 2006. (Pubitemid 47168502)
32. I. Kadayif, M. Kandemir, and I. Kolcu, "Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors," Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE '04), pp. 1158-1163, 2004
33. S. Zhuravlev, S. Blagodurov, and A. Fedorova, "Addressing Shared Resource Contention in Multicore Processors via Scheduling," Proc. 15th Edition of ASPLOS on Architectural Support for Programming Languages and Operating Systems (ASPLOS '10), pp. 129-142, 2010.
34. M. Kondo, H. Sasaki, and H. Nakamura, "Improving Fairness, Throughput and Energy-Efficiency on a Chip Multiprocessor through DVFS," ACM SIGARCH Computer Architecture News, vol. 35, no. 1, pp. 31-38, 2007.
35. N. Takagi, H. Sasaki, M. Kondo, and H. Nakamura, "Cooperative Shared Resource Access Control for Low-Power Chip Multiprocessors," Proc. 14th ACM/IEEE Int'l Symp. Low Power Electronics and Design (ISLPED '09), pp. 177-182, 2009.
36. R. Watanabe, M. Kondo, H. Nakamura, and T. Nanya, "Power Reduction of Chip Multi-Processors Using Shared Resource Control Cooperating with DVFS," Proc. 25th Int'l Conf. Computer Design (ICCD), pp. 615 -622, Oct. 2007.
37. G. Dhiman, G. Marchetti, and T. Rosing, "Vgreen: A System for Energy Efficient Computing in Virtualized Environments," Proc. ACM/IEEE Int'l Symp. Low Power Electronics and Design (ISLPED '09), pp. 243-248, 2009.
38. R. Knauerhase, P. Brett, B. Hohlt, T. Li, and S. Hahn, "Using OS Observations to Improve Performance in Multicore Systems," IEEE Micro, vol. 28, no. 3, pp. 54-66, May 2008.
39. M. Banikazemi, D. Poff, and B. Abali, "PAM: A Novel Performance/Power Aware Meta-Scheduler for Multi-Core Systems," Proc. ACM/IEEE Conf. Supercomputing (SC '08), pp. 1-12, 2008.
40. R.L. McGregor, C.D. Antonopoulos, and D.S. Nikolopoulos, "Scheduling Algorithms for Effective Thread Pairing on Hybrid Multiprocessors," Proc. IEEE 19th Int'l Parallel and Distributed Processing Symp. (IPDPS '05), p. 28a, 2005. (Pubitemid 41733205)
41. A. Snavely, D.M. Tullsen, and G. Voelker, "Symbiotic Jobscheduling with Priorities for A Simultaneous Multithreading Processor," Proc. ACM SIGMETRICS Int'l Conf. Measurement and Modeling of Computer Systems (SIGMETRICS '02), pp. 66-76, 2002. (Pubitemid 35009510)
42. A. Merkel, J. Stoess, and F. Bellosa, "Resource-Conscious Scheduling for Energy Efficiency on Multicore Processors," Proc. European Conf. Computer Systems (EuroSys '10), pp. 153-166, 2010.
43. A. Fedorova, M. Seltzer, and M.D. Smith, "Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques (PACT '07), pp. 25-38, 2007.
44. Y. Jiang, X. Shen, J. Chen, and R. Tripathi, "Analysis and Approximation of Optimal Co-Scheduling on Chip Multiprocessors," Proc. Seventh Int'l Conf. Parallel Architectures and Compilation Techniques (PACT '08), pp. 220-229, 2008.
45. K. Tian, Y. Jiang, and X. Shen, "A Study on Optimally Co- Scheduling Jobs of Different Lengths on Chip Multiprocessors," Proc. Sixth ACM Conf. Computing Frontiers (CF '09), pp. 41-50, 2009.
46. C.J.M. Lasance, "Thermally Driven Reliability Issues in Microelectronic Systems: Status-Quo and Challenges," Microelectronics Reliability, vol. 43, no. 12, pp. 1969-1974, 2003.
47. S. Zhang and K.S. Chatha, "Approximation Algorithm for the Temperature-Aware Scheduling Problem," Proc. Int'l Conf. Computer- Aided Design (ICCAD '07), pp. 281-288, 2007.
48. A.K. Coskun, T.S. Rosing, K.A. Whisnant, and K.C. Gross, "Temperature-Aware MPSoC Scheduling for Reducing Hot Spots and Gradients," Proc. Asia and South Pacific Design Automation Conference (ASP-DAC '08), pp. 49-54, 2008.
49. T. Chantem, R.P. Dick, and X.S. Hu, "Temperature-aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs," Proc. Design, Automation and Test in Europe (DATE '08), pp. 288-293, 2008.
50. S. Sharifi, C. Liu, and T.S. Rosing, "Accurate Temperature Estimation for Efficient Thermal Management," Proc. Ninth Int'l Symp. Quality Electronic Design (ISQED), pp. 137-142, 2008.
51. J. Choi, C.-Y. Cher, H. Franke, H. Hamann, A. Weger, and P. Bose, "Thermal-Aware Task Scheduling at the System Software Level," Proc. ACM/IEEE Int'l Symp. Low Power Electronics and Design (ISLPED '07), pp. 213-218, 2007. (Pubitemid 350239928)
52. D. Rajan and P.S. Yu, "Temperature-Aware Scheduling: When Is System-Throttling Good Enough?" Proc. Ninth Int'l Conf. Web-Age Information Management (WAIM '08), pp. 397-404, 2008.
53. K. Stavrou and P. Trancoso, "Thermal-Aware Scheduling for Future Chip Multiprocessors," EURASIP J. Embedded Systems, vol. 2007, no. 1, pp. 40-40, 2007.
54. A.K. Coskun, T.S. Rosing, and K. Whisnant, "Temperature Aware Task Scheduling in MPSoCs," Proc. Design, Automation and Test in Europe (DATE '07), pp. 1659-1664, 2007. (Pubitemid 47334202)
55. M. Gomaa, M.D. Powell, and T.N. Vijaykumar, "Heat-and-Run: Leveraging SMT and CMP to Manage Power Density through the Operating System," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-XI), pp. 260-270, 2004
56. X. Zhou, Y. Xu, Y. Du, Y. Zhang, and J. Yang, "Thermal Management for 3D Processors via Task Scheduling," Proc. 37th Int'l Conf. Parallel Processing (ICPP '08), pp. 115-122, 2008.
57. B. Black, M. Annavaram, N. Brekelbaum, J. DeVale, L. Jiang, G.H. Loh, D. McCaule, P. Morrow, D.W. Nelson, D. Pantuso, P. Reed, J. Rupley, S. Shankar, J. Shen, and C. Webb, "Die Stacking (3D) Microarchitecture," Proc. 39th IEEE/ACM Int'l Symp. Microarchitecture (MICRO-39), pp. 469-479, 2006 (Pubitemid 351337019)
58. M. Awasthi and R. Balasubramonian, "Exploring the Design Space for 3D Clustered Architectures," Proc. Third IBM Watson Conf. Interaction between Architecture, Circuits, and Compilers, Oct. 2006.
59. I. Yeo, C.C. Liu, and E.J. Kim, "Predictive Dynamic Thermal Management for Multicore Systems," Proc. 45th Ann. Design Automation Conf. (DAC '08), pp. 734-739, 2008.
60. A.K. Coskun, T.S. Rosing, and K.C. Gross, "Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs," IEEE Trans. Computer-Aided Design Integrated Circuits and Systems, vol. 28, no. 10, pp. 1503-1516, Oct. 2009.
61. A.K. Coskun, T.S. Rosing, and K.C. Gross, "Proactive Temperature Balancing for Low Cost Thermal Management in MPSoCs," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD '08), pp. 250-257, 2008.
62. A.K. Coskun, T.S. Rosing, and K.C. Gross, "Proactive Temperature Management in MPSoCs," Proc. 13th Int'l Symp. Low Power Electronics and Design (ISLPED '08), pp. 165-170, 2008.
63. R.Z. Ayoub and T.S. Rosing, "Predict and Act: Dynamic Thermal Management for Multi-Core Processors," Proc. 14th ACM/IEEE Int'l Symp. Low Power Electronics and Design (ISLPED '09), pp. 99- 104, 2009.
64. A. Kumar, L. Shang, L.-S. Peh, and N.K. Jha, "HybDTM: A Coordinated Hardware-Software Approach for Dynamic Thermal Management," Proc. 43rd Ann. Design Automation Conf. (DAC '06), pp. 548-553, 2006. (Pubitemid 47113957)
65. J. Yang, X. Zhou, M. Chrobak, Y. Zhang, and L. Jin, "Dynamic Thermal Management through Task Scheduling," Proc. IEEE Int'l Symp Performance Analysis of Systems and Software (ISPASS '08), pp. 191-201, 2008.
66. A.K. Coskun, T.S. Rosing, K.A. Whisnant, and K.C. Gross, "Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs," IEEE Trans. Very Large Scale Integrated Systems, vol. 16, no. 9, pp. 1127-1140, Sept. 2008.
67. A.K. Coskun, T.S. Rosing, and K.C. Gross, "Temperature Management in Multiprocessor SoCs Using Online Learning," Proc. 45th ACM/IEEE Ann. Design Automation Conf. (DAC '08), pp. 890-893, 2008.
68. J. Donald and M. Martonosi, "Techniques for Multicore Thermal Management: Classification and New Exploration," Proc. 33rd Ann. Int'l Symp. Computer Architecture (ISCA '06), pp. 78-88, 2006. (Pubitemid 46016606)
69. R. Kumar et al., "Single-ISA Heterogeneous Multi-Core Architectures: the Potential for Processor Power Reduction," Proc. 36th Ann. IEEE/ACM Int'l Symp. Microarchitecture (MICRO-36), 2003.
70. E. Humenay, D. Tarjan, and K. Skadron, "The Impact of Systematic Process Variations on Symmetrical Performance in Chip Multiprocessors," Proc. Conf. Design, Automation and Test in Europe (DATE '07), 2007.
71. R. Kumar et al., "Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance," Proc. 31st Ann. Int'l Symp. Computer Architecture (ISCA '04), 2004.
72. M. Becchi and P. Crowley, "Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures," Proc. Third Conf. Computing Frontiers (CF '06), 2006.
73. A. Fedorova, J.C. Saez, D. Shelepov, and M. Prieto, "Maximizing Power Efficiency with Asymmetric Multicore Systems," Comm. ACM, vol. 52, no. 12, pp. 48-57, 2009.
74. R.L. Mattson, J. Gecsei, D.R. Slutz, and I.L. Traiger, "Evaluation Techniques for Storage Hierarchies," IBM Systems J., vol. 9, pp. 78- 117, 1970.
75. D. Koufaty, D. Reddy, and S. Hahn, "Bias Scheduling in Heterogeneous Multicore Architectures," Proc. Fifth ACM European Conf. Computer Systems (EuroSys), 2010.
76. M.D. Hill and M.R. Marty, "Amdahl's Law in the Multicore Era," Computer, vol. 41, no. 7, pp. 33-38, 2008.
77. J.C. Saez, A. Fedorova, M. Prieto, and H. Vegas, "Operating System Support for Mitigating Software Scalability Bottlenecks on Asymmetric Multicore Processors," Proc. ACM Int'l Conf. Computing Frontiers (CF), 2010.
78. M. Annavaram, E. Grochowski, and J. Shen, "Mitigating Amdahl's Law through EPI Throttling," Proc. 32nd Ann. Int'l Symp. Computer Architecture (ISCA '05), pp. 298-309, 2005. (Pubitemid 41543449)
79. J.C. Mogul, J. Mudigonda, N. Binkert, P. Ranganathan, and V. Talwar, "Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems," IEEE Micro, vol. 28, no. 3, pp. 26-41, May/ June 2008.
80. V. Kumar and A. Fedorova, "Towards Better Performance Per Watt in Virtual Environments on Asymmetric Single-ISA Multi- Core Systems," ACM SIGOPS Operating Systems Rev., vol. 43, no. 3, pp. 105-109, 2009.
81. T. Li et al., "Efficient Operating System Scheduling for Performance- Asymmetric Multi-Core Architectures," Proc. ACM/IEEE Conf. Supercomputing (SC '07), 2007.
82. A. Fedorova, D. Vengerov, and D. Doucette, "Operating System Scheduling on Heterogeneous Core Systems," Proc. Workshop Op Sys Support for Heterogeneous Multicore Architectures, 2007.
83. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai, "The Impact of Performance Asymmetry in Emerging Multicore Architectures," ACM SIGARCH Computer Architecture News, vol. 33, no. 2, pp. 506- 517, 2005. (Pubitemid 41543466)
84. V. Kazempour, A. Kamali, and A. Fedorova, "AASH: An Asymmetry-Aware Scheduler for Hypervisors," Proc. ACM SIGPLAN/SIGOPS Int'l Conf. Virtual Execution Environments (VEE), 2010.
85. J.A. Winter and D.H. Albonesi, "Scheduling Algorithms for Unpredictably Heterogeneous CMP Architectures," Proc. IEEE Int'l Conf. Dependable Systems and Networks (DSN '08), pp. 42-51, 2008.
86. S. Ghiasi, T. Keller, and F. Rawson, "Scheduling for Heterogeneous Processors in Server Systems," Proc. Second Conf. Computing Frontiers (CF '05), pp. 199-210, 2005. (Pubitemid 43325355)