Using OS observations to improve performance in multicore systems

IEEE Micro

Volumn 28, Issue 3, 2008, Pages 54-66

  Knauerhase, Rob ^a   Brett, Paul ^a   Hohlt, Barbara ^a   Li, Tong ^a   Hahn, Scott ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Microprocessors; Multiprocessing; Operating systems

Indexed keywords

COMPUTER SOFTWARE; ENERGY MANAGEMENT; PRODUCTION CONTROL; SCHEDULING; SHELTERS (FROM ATTACK);

ARCHITECTURAL FEATURES; LOAD BALANCING; MULTI CORE PROCESSORS; MULTI CORE SYSTEMS; OPERATING SYSTEMS (OS); PERFORMANCE VARIABILITY; POWER MANAGEMENT (PM); RUNTIME OBSERVATION; TASK SCHEDULING;

COMPUTER OPERATING SYSTEMS;

EID: 47249103334     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2008.48     Document Type: Article

References (12)

1. L. Hammond, B.A. Nayfeh, and K. Olukotun, "A Single-Chip Multiprocessor," Computer, vol. 30, no. 9, Sept. 1997, pp. 79-85.
2. Intel Corp, "A New Era of Architectural Innovation Arrives with Intel Dual-Core Processors," TechnologyΙntel Maqazine, May 2005, http://www.intel.com/technology/magazine/computing/ Dual-core-0505.pdf.
3. D.T. Marr et al., "Hyper-Threading Technology Architecture and Microarchitecture," Intel Technology J., vol. 6, no. 1, Feb. 2002; http://www.intel.com/technology/itj/archive/2002.htm.
4. J. Rattner, "Tera-Scale Computing - A Parallel Path to the Future," Intel Software Network, Jan. 2005, http://softwarecommunity.intel.com/articles/eng/1275.htm.
5. Intel, 64 and IA-32 Architectures Software Developer's Manual, May 2007, http://www.intel.com/products/processor/manuals/index.htm.
6. J.R. Bulpin and I.A. Pratt, "Hyper-Threading Aware Process Scheduling Heuristics," Proc. USENIX Ann. Tech. Conf, 2005, Advanced Computing Systems Assoc., pp. 103-106.
7. L. Zhao et al., "CacheScouts: Fine-Grained Monitoring of Shared Caches in CMP Platforms," Proc. 16th Int'l Conf. Parallel Architecture and Compilation Techniques (PACT 07), IEEE CS Press, 2007, pp. 339-352.
8. X. Zhang et al., "Processor Hardware Counter Statistics as a First-Class System Resource," Proc. 11th Workshop on Hot Topics in Operating Systems 2005, http://www.usenix.org/event/hotos07/tech/ full_papers/zhang/zhang_html/hotosO7.html.
9. A. Fedorova, M. Seltzer, and M.D. Smith, "Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques (PACT 07), 2007.
10. J. Nakajima and V. Pallipadi, "Enhancements for Hyperthreading Technology in the Operating System: Seeking Optimal Scheduling," Proc. 2nd USENIX Workshop Industrial Experiences with Systems Software (WIESS 02), Advanced Computing Systems Assoc., 2002, pp. 35-38.
11. Y. Koh et al., "An Analysis of Performance Interference Effects in Virtual Environments," Proc. IEEE Int'l Symp. Performance Analysis of Systems and Software (ISPASS 07), IEEE CS Press, 2007, pp. 200-209.
12. D. Tam, R. Azimi, and M. Stumm, "Thread Clustering: Sharing-Aware Scheduling on SMP-CMP-SMT Multiprocessors," Proc. 2nd ACM SIGOPS European Conf. Computer Systems (EuroSys 07), ACM Press, 2007, pp. 47-58.