Proactive temperature management in MPSoCs

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2008, Pages 165-170

  Coskun, Ayse Kivilcim ^a   Rosing, Tajana Simunic ^a   Gross, Kenny C ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

ARMA; Multiprocessor; Thermal management

Indexed keywords

ARMA; CRITICAL LEVELS; HOT SPOTS; LEAKAGE POWER; MULTI-CORE SYSTEMS; MULTIPROCESSOR; SYSTEM RELIABILITIES; TEMPERATURE MANAGEMENTS; TEMPERATURE VARIATIONS; TEMPERATURE-INDUCED; THERMAL MANAGEMENT;

LOW POWER ELECTRONICS; MULTIPROCESSING SYSTEMS; POWER ELECTRONICS; TEMPERATURE CONTROL;

THERMAL VARIABLES CONTROL;

EID: 57549093302     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1393921.1393966     Document Type: Conference Paper

References (23)

1. A. H. Ajami, K. Banerjee, and M. Pedram. Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Transactions on CAD, 24(6):849-861, June 2005.
2. D. Atienza, G. D. Micheli, L. Benini, J. L. Ayala, P. G. D. Valle, M. DeBole, and V. Narayanan. Reliability-aware design for nanometer-scale devices. In ASPDAC, 2008.
3. D. Atienza, P. D. Valle, G. Paci, F. Poletti, L. Benini, G. D. Micheli, and J. M. Mendias. A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip. In DAC, 2006.
4. A. K. Coskun, T. Rosing, and K. Whisnant. Temperature aware task scheduling in MPSoCs. In DATE, 2007.
5. J. Donald and M. Martonosi. Techniques for multicore thermal management: Classification and new exploration. In ISCA, 2006.
6. M. Gomaa, M. D. Powell, and T N. Vijaykumar. Heat-and-Run: leveraging SMT and CMP to manage power density through the operating system. In ASPLOS, 2004.
7. K. Gross, K. Whisnant, and A. Urmanov. Electronic prognostics through continuous system telemetry. In MFPT, pages 53-62, April 2006.
8. J. Hu and R. Marculescu. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In DATE, 2004.
9. W.-L. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. Thermal-aware task allocation and scheduling for embedded systems. In DATE, 2005.
10. Failure mechanisms and models for semiconductor devices, JEDEC publication JEP122C. http://www.jedec.org.
11. H. Kufluoglu and M. A. Alam. A computational model of NBTI and hot carrier injection time-exponents for MOSFET reliability. Journal of Computational Electronics, 3 (3): 165-169, Oct. 2004.
12. A. Kumar, L. Shang, L.-S. Peh, and N. K. Jha. HybDTM: a coordinated hardware-software approach for dynamic thermal management. In DAC, pages 548-553, 2006.
13. A. Leon, L. Jinuk, K. Tam, W. Bryg, F. Schumacher, P. Kongetira, D. Weisner, and A. Strong. A power-efficient high-throughput 32-thread SPARC processor. ISSCC, 2006.
14. J. Liu, P. H. Chou, N. Bagherzadeh, and F. Kurdahi. Power-aware scheduling under timing constraints for mission-critical embedded systems. In DAC, 2001.
15. M. Mutyam, F. Li, V. Narayanan, M. Kandemir, and M. J. Irwin. Compiler-directed thermal management for VLIW functional units. In LCTES, pages 163-172, 2006.
16. P. Rong and M. Pedram. Power-aware scheduling and dynamic voltage setting for tasks running on a hard real-time system.
17. T. S. Rosing, K. Mihie, and G. D. Micheli. Power and reliability management of SoCs. IEEE Transactions on VLSI, 15(4), April 2007.
18. M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano. Communication-aware allocation and scheduling framework for stream-oriented multi-processor system-on-chip. In DATE, 2006.
19. K. Skadron, M. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In ISCA, 2003.
20. SLAMD Distributed Load Engine. www.slamd.com.
21. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers. The case for lifetime reliability-aware microprocessors. In ISCA, 2004.
22. H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif. Full-chip leakage estimation considering power supply and temperature variations. In ISLPED, 2003.
23. Y. Zhang, X. S. Hu, and D. Z. Chen. Task scheduling and voltage selection for energy minimization. In DAC, 2002.