A study on optimally co-scheduling jobs of different lengths on chip multiprocessors

Proceedings of the 6th ACM Conference on Computing Frontiers, CF 2009

Volumn , Issue , 2009, Pages 41-50

  Tian, Kai ^a   Jiang, Yunlian ^a   Shen, Xipeng ^a  

^a The College of William and Mary   (United States)

Author keywords

A* search; Cache contention; CMP scheduling; Co scheduling; Perfect matching

Indexed keywords

CACHE CONTENTION; CO-SCHEDULING; HIGH SCALABILITIES; ON-CHIP MULTIPROCESSOR; OPTIMAL SCHEDULE; ORDERS OF MAGNITUDE; PERFECT MATCHINGS; PROGRAM PERFORMANCE;

APPROXIMATION ALGORITHMS; OPTIMIZATION;

SCHEDULING;

EID: 84855812515     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1531743.1531752     Document Type: Conference Paper

References (28)

1. Gnu linear programming kit. Available at http://www.gnu.org/software/ glpk/glpk.html.
2. Stanford parallel applications for shared memory (splash) benchmark. Available at http://www-flash.stanford.edu/SPLASH/.
3. James R. Bulpin and Ian A. Pratt. Hyper-threading aware process scheduling heuristics. In 2005 USENIX Annual Technical Conference, pages 103-106, 2005.
4. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2005.
5. P. Denning. Thrashing: Its causes and prevention. In Proceedings of the AFIPS 1968 Fall Joint Computer Conference, volume 33, pages 915-922, 1968.
6. M. DeVuyst, R. Kumar, and D. M. Tullsen. Exploiting unbalanced thread scheduling for energy and performance on a cmp of smt processors. In Proceedings of International Parallel and Distribute Processing Symposium (IPDPS), 2006.
7. J. Edmonds. Maximum matching and a polyhedron with 0,1-vertices. Journal of Research of the National Bureau of Standards B, 69B:125-130, 1965.
8. Ali El-Moursy, R. Garg, D. H. Albonesi, and S. Dwarkadas. Compatible phase co-scheduling on a cmp of multi-threaded processors. In Proceedings of International Parallel and Distribute Processing Symposium (IPDPS), 2006.
9. A. Fedorova, M. Seltzer, and M. D. Smith. Improving performance isolation on chip multiprocessors via an operating system scheduler. In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, 2007.
10. T. Hastie, R. Tibshirani, and J. Friedman. The elements of statistical learning. Springer, 2001.
11. L. R. Hsu, S. K. Reinhardt, R. Lyer, and S. Makineni. Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, 2006.
12. J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, and S.W. Keckler. A nuca substrate for flexible cmp cache sharing. In Proceedings of International Conference on Supercomputing, pages 31-40, 2005.
13. Y. Jiang, X. Shen, J. Chen, and R. Tripathi. Analysis and approximation of optimal co-scheduling on chip multiprocessors. In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques (PACT), 2008.
14. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, 2004.
15. R. Kumar, D. M. Tullsen, and N. P. Jouppi. Core architecture optimization for heterogeneous chip multiprocessors. In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, 2006.
16. Nakijima and Pallipadi. Enhancements for hyperthreading technology in the operating system -seeking the optimal scheduling. In Proceedings of USENIX Annual Technical Conference, 2002.
17. S. Parekh, S. Eggers, H. Levy, and J. Lo. Thread-sensitive scheduling for smt processors. Technical Report 2000-04-02, University of Washington, June 2000.
18. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In Proceedings of the International Symposium on Microarchitecture, 2006.
19. N. Rafique, W. Lim, and M. Thottethodi. Architectural support for operating system-driven cmp cache management. In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, 2006.
20. S. Russell and P. Norvig. Artificial Intelligence. Prentice Hall, 2002.
21. A. Settle, J. L. Kihm, A. Janiszewski, and D. A. Connors. Architectural support for enhanced smt job scheduling. In Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, pages 63-73, 2004.
22. X. Shen, J. Shaw, B. Meeker, and C. Ding. Locality approximation using time. In Proceedings of the ACM SIGPLAN Conference on Principles of Programming Languages (POPL), 2007.
23. A. Snavely and D.M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In Proceedings of ASPLOS, 2000.
24. A. Snavely, D.M. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems, 2002.
25. G.E. Suh, S. Devadas, and L. Rudolph. Analytical cache models with applications to cache partitioning. In Proceedings of the 15th international conference on Supercomputing, 2001.
26. G.E. Suh, S. Devadas, and L. Rudolph. A new memory monitoring scheme for memory-aware scheduling and partitioning. In Proceedings of the 8th International Symposium on High-Performance Computer Architecture, 2002.
27. N. Tuck and D. M. Tullsen. Initial observations of the simultaneous multithreading Pentium 4 processor. In Proceedings of International Conference on Parallel Architectures and Compilation Techniques, New Orleans, Louisiana, September 2003.
28. X. Zhang, S. Dwarkadas, G. Folkmanis, and K. Shen. Processor hardware counter statistics as a first-class system resource. In Proceedings of the 11th Workshop on Hot Topics in Operating Systems, 2007.