Using asymmetric single-ISA CMPs to save energy on operating systems

IEEE Micro

Volumn 28, Issue 3, 2008, Pages 26-41

  Mogul, Jeffrey C ^a   Mudigonda, Jayaram ^a   Binkert, Nathan ^a   Ranganathan, Parthasarathy ^a   Talwar, Vanish ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

Author keywords

Multiprocessing; Multiprogramming; Operating systems; Power management; Simulation of multiple processor systems; Software engineering

Indexed keywords

CODES (STANDARDS); CODES (SYMBOLS); COMPUTER OPERATING SYSTEMS; COMPUTER SOFTWARE; CONSERVATION; EFFICIENCY; ENERGY CONSERVATION; ENERGY EFFICIENCY; ENERGY MANAGEMENT;

APPLICATION PERFORMANCE; COMPLEX CORES; MULTI CORE SYSTEMS; OPERATING SYSTEM KERNELS; OPERATING SYSTEMS (OS); POWER ON; SAVE ENERGY;

ENERGY CONVERSION;

EID: 47249139474     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2008.47     Document Type: Article

References (14)

1. L.A. Barroso and U. Hölzle, "The Case for Energy-Proportional Computing," Computer, vol. 40, no. 12, Dec. 2007, pp. 33-37.
2. 2 05), 2005, http://www.cs.utah. edu/~rajeev/pubs/pac205.pdf.
3. J. Redstone, S.J. Eggers, and H.M. Levy, "An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 00), ACM Press, 2000, pp. 245-256.
4. J.K. Ousterhout, "Why Aren't Operating Systems Getting Faster as Fast as Hardware?" Proc. Usenix Summer 1990 Conf., Usenix Assoc., 1990, pp. 247-256.
5. R. Kumar et al., "Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction," Proc. IEEE/ACM Int'l Symp. Microarchitecture (MICRO 03), IEEE CS Press, 2003, pp. 81-92.
6. B. Wun and P. Crowley, "Network I/O Acceleration in Heterogeneous Multicore Processors," Proc. 14th IEEE Symp. High-Performance Interconnects (HOTI 06), IEEE CS Press, 2006, pp. 9-14.
7. P. Ranganathan, et al., "Ensemble-Level Power Management for Dense Blade Servers," Proc. Int'l Symp. Computer Architecture (ISCA 06), IEEE CS Press, 2006, pp. 66-77.
8. A. Mahesri and V. Vardhan, "Power Consumption Breakdown on a Modern Laptop," Proc. Workshop Power-Aware Computer Systems, LNCS 3471, Springer-Verlag, 2005, pp. 165-180.
9. A.B. Brown and M.I. Seltzer, "Operating System Benchmarking in the Wake of Imbench: A Case Study of the Performance of NetBSD on the Intel x86 Architecture," Proc. Int'l Conf. Measurement and Modeling of Computer Systems (SIGMETRICS 97), ACM Press, 1997, pp. 214-224.
10. U.F. Mayer, "Linux/Unix nbench," 2004, http://www.tux.org/~mayer/linux/bmark.html.
11. R.E. Grant and A. Afsahi, "Power-Performance Efficiency of Asymmetric Multiprocessors for Multi-threaded Scientific Applications," Proc. Int'l Parallel and Distributed Processing Symp. (IPDPS 06), IEEE CS Press, 2006, p. 344.
12. P. Barham et al., "Xen and the Art of Virtualization," Proc. Symp. Operating Systems Principles (SOSP 03), ACM Press, 2003, pp. 164-177.
13. N. Gloy et al., "An Analysis of Dynamic Branch Prediction Schemes on System Workloads," Proc. Int'l Symp. Computer Architecture (ISCA 96), ACM Press, 1996, pp. 12-21.
14. N.L. Binkert et al., "The M5 Simulator: Modeling Networked Systems," IEEE Micro, vol. 26, no. 4, Jul.-Aug. 2006, pp. 52-60.