Scheduling algorithms for effective thread pairing on hybrid multiprocessors

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  McGregor, Robert L ^a   Antonopoulos, Christos D ^a   Nikolopoulos, Dimitrios S ^a  

^a The College of William and Mary   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUS TRANSACTION RATE PER THREAD; HYBRID MULTIPROCESSOR; STALL CYCLE RATE PER THREAD; THREAD PAIRING;

BUFFER STORAGE; COMPUTER APPLICATIONS; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; HYBRID COMPUTERS; PROGRAM PROCESSORS; SCHEDULING; SERVERS; STORAGE ALLOCATION (COMPUTER);

MULTIPROCESSING SYSTEMS;

EID: 33746271150     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.390     Document Type: Conference Paper

References (21)

1. C. Antonopoulos, D. Nikolopoulos, and T. Papatheodorou. Informing Algorithms for Efficient Scheduling of Synchronizing Threads on Multiprogrammed SMPs. In Proc. of the 2001 International Conference on Parallel Processing (ICPP'01), pages 123-130, Valencia, Spain, Sept. 2001.
2. C. D. Antonopoulos, D. S. Nikolopoulos, and T. S. Papatheodorou. Scheduling Algorithms with Bus Bandwidth Considerations for SMPs. In Proc. of the 2003 International Conference on Parallel Processing, pages 547-554, Kaohsiung, Taiwan, October 2003.
3. E. Ayguadé, M. Gonzàlez, X. Martorell, J. Oliver, J. Labarta, and N. Navarro. NANOSCompiler: A Research Platform for OpenMP Extensions. In Proc. of the First European Workshop on OpenMP, pages 27-31, Lund, Sweden, Oct. 1999.
4. G. Blelloch and P. Gibbons. Effectively Sharing a Cache Among Threads. In Proc. of the 16th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA'2004), Barcelona, Spain, June 2004.
5. F. Cazorla, P. Knijnenburg, R. Sakellariou, E. Fernandez, A. Ramirez, and M. Valero. Predictable Performance in SMT Processors. In Proceedings of the First ACM Conference on Computing Frontiers, pages 433-443, Ischia, Italy, Apr. 2004.
6. J. Corbalan, X. Martorell, and J. Labarta. Performance Driven Processor Allocation. In Proc. of the 4th USENIX Symposium on Operating System Design and Implementation (OSDI'2000), San Diego, California, Oct. 2000.
7. H. Jin, M. Frumkin, and J. Yan. The OpenMP Implementation of the NAS Parallel Benchmarks and its Performance. Technical Report NAS-99-011, NASA Ames Research Center, Oct. 1999.
8. C. Liu, A. Sivasubramaniam, and M. Kandemir. Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs. In Proc. of the 10th International Symposium on High Performance Computer Architecture (HPCA'04), pages 176-185, Madrid, Spain, Feb. 2004.
9. B. Nayfeh and K. Olukotun. Exploring the Design Space for a Shared-Cache Multiprocessor. In Proc. of the 21st International Conference on Computer Architecture, pages 166-175, Chicago, Illinois, June 1994.
10. J. Philbin, J. Edler, O. Anshus, C. Douglas, and K. Li. Thread Scheduling for Cache Locality. In Proc. of the 7th International Conference on Architectural Suppport for Programming Langagues and Operating Systems (ASPLOS'VII), pages 60-71, Boston, MA, Oct. 1996.
11. E. Polychronopoulos, X. Martorell, D. Nikolopoulos, J. Labarta, T. Papatheodorou, and N. Navarro. Kernel-Level Scheduling for the Nano-Threads Programming Model. In Proc. of the 12th ACM International Conference on Supercomputing (ICS'98), pages 337-344, Melbourne, Australia, July 1998.
12. J. Redstone, S. Eggers, and H. Levy. Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture. In Proc. of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'IX), pages 246-256, Cambridge, Massachusetts, Nov. 2000.
13. A. Snavely and D. Tullsen. Symbiotic Job Scheduling for a Simultaneous Multithreading Processor. In Proc. of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 234-244, November 2000.
14. A. Snavely, D. Tullsen, and G. Voelker. Sybmiotic Job-scheduling for a Simultaneous Multithreading Processor. In Proc. of the ACM 2002 Joint International Conference on Measurement and Modeling of Computer Systems (SIGMET-RICS'2002), pages 66-76, Marina Del Rey, CA, June 2002.
15. M. Squillante and E. Lazowska. Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling. IEEE Transactions on Parallel and Distributed Systems, 4(2): 131-143, Feb. 1993.
16. G. Suh, S. Devadas, and L. Rudolph. Analytical Cache Models with Applications to Cache Partitioning. In Proc. of the 15th ACM International Conference on Supercomputing (ICS'01), pages 1-12, Sorrento, Italy, June 2001.
17. G. Suh, L. Rudolph, and S. Devadas. Effects of Memory Performance on Parallel Job Scheduling. In Proc. of the 8th Workshop on Job Scheduling Strategies for Parallel Processing (JSSPP'02), pages 116-132, Edinburgh, Scotland, June 2002.
18. J. Torrellas, A. Tucker, and A. Gupta. Evaluating the Performance of Cache-Affinity Scheduling in Shared-Memory Multiprocessors. Journal of Parallel and Distributed Computing, 24(2): 139-151, Feb 1995.
19. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. In Proceedings of the 22nd Intenational Symposium on Computer Architecture, pages 392-403, June 1995.
20. R. Vaswani and J. Zahorjan. The Implications of Cache Affinity on Processor Scheduling for Multiprogrammed Shared Memory Multiprocessors. In Proc. of the 13th ACM Symposium on Operating System Principles (SOSP'91), pages 26-40, Pacific Grove, California, Oct. 1991.
21. B. Weissman. Performance Counters and State Sharing Annotations: A Unified Approach to Thread Locality. In Proc. of the 8th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), pages 127-138, San Jose, California, Oct. 1998.