Static and dynamic temperature-aware scheduling for multiprocessor SoCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 9, 2008, Pages 1127-1140

  Coşkun, Ayşe Kivilcim ^a,b   Rosing, Tajana Šimunić ^a,b   Whisnant, Keith A ^a,c   Gross, Kenny C ^a,c  

^a IEEE

^b UNIVERSITY OF CALIFORNIA   (United States)

^c SUN MICROSYSTEMS   (United States)

Author keywords

Continuous system telemetry; Multiprocessor scheduling; Reliability; Thermal management

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; GRADIENT METHODS; INTEGER PROGRAMMING; INTEGRATED CIRCUITS; LINEAR PROGRAMMING; LINEARIZATION; MULTIPROCESSING SYSTEMS; MULTITASKING; PRODUCTION CONTROL; SCHEDULING ALGORITHMS; THERMAL CYCLING;

CONTINUOUS SYSTEM TELEMETRY; CONTINUOUS SYSTEMS; DYNAMIC POLICY; DYNAMIC SCHEDULING; HIGH TEMPERATURE GRADIENTS; HOT SPOTTING; INTEGER LINEAR PROGRAMMING; LEAKAGE POWER; MULTIPROCESSOR SCHEDULING; MULTIPROCESSOR-SYSTEM-ON-A-CHIP; PERFORMANCE COSTS; REAL SYSTEMS; RELIABILITY; SCHEDULING POLICIES; SPATIAL GRADIENTS; STATIC AND DYNAMIC; TASK SCHEDULING; TASK SCHEDULING PROBLEMS; TEMPERATURE VARIATIONS; TEMPERATURE-AWARE SCHEDULING; THERMAL MANAGEMENT; THREAD MIGRATION; WORKLOAD CHARACTERISTICS;

SCHEDULING;

EID: 50849108147     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2000726     Document Type: Article

References (42)

1. A. H. Ajami, K. Banerjee, and M. Pedram, "Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, no. 6, pp. 849-861, Jun. 2005.
2. D. Atienza, P. Del Valle, G. Paci, F. Poletti, L. Benini, G. De Micheli, and J. M. Mendias, "A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip," in Proc. DAC, 2006, pp. 618-623.
3. L. Benini, A. Bogliolo, and G. De Micheli, "A survey of design techniques for system-level dynamic power management," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 3, pp. 299-316, Jun. 2000.
4. S. Bouchenak and D. Hagimont, "Pickling threads state in the java system," in Proc. Technol. Object-Oriented Languages Syst. (TOOLS), 2000, p. 22.
5. S. Boyd and L. Vandenberghe, Convex Optimization. Cambridge, U.K.: Cambridge Univ. Press, 2004.
6. K. Choi, R. Soma, and M. Pedram, "Dynamic voltage and frequency scaling based on workload decomposition," in Proc. ISLPED, 2004, pp. 174-179.
7. J. Donald and M. Martonosi, "Techniques for multicore thermal management: Classification and new exploration," in Proc. ISCA, 2006, pp. 78-88.
8. M. Gomaa, M. D. Powell, and T. N. Vijaykumar, "Heat-and-run: Lever-aging SMT and CMP to manage power density through the operating system," in Proc. ASPLOS, 2004, pp. 260-270.
9. K. Gross, K. Whisnant, and A. Urmanov, "Electronic prognostics through, continuous system telemetry," in Proc. MFPT, 2006, pp. 53-62.
10. J. Hu and R. Marculescu, "Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints," in Proc. DATE, 2004, pp. 234-239.
11. W.-L. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "Thermal-aware task allocation and scheduling for embedded systems," in Proc. DATE, 2005, pp. 898-899.
12. JEDEC Solid State Technology Association, Arlington, VA, "Failure mechanisms and models for semiconductor devices," JEDEC publication JEP122C, 2006. [Online]. Available: http://www.jedec.org
13. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, "Introduction to the cell multiprocessor," IBM J. Res. Development, vol. 49, no. 4/5, pp. 589-604, Jul./Sep. 2005.
14. W. Kim, D. Shin, H.-S. Yun, J. Kim, and S. L. Min, "Performance comparison of dynamic voltage scaling algorithms for hard real-time systems," in Proc. RTAS, 2002, p. 219.
15. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-way multithreaded SPARC processor," IEEE Micro, vol. 25, no. 2, pp. 21-29, Feb. 2005.
16. H. Kufluoglu and M. A. Alam, "A computational model of NBTI and hot carrier injection time-exponents for MOSFET reliability," J. Computational Electron., vol. 3, no. 3, pp. 165-169, Oct. 2004.
17. A. Kumar, L. Shang, L.-S. Peh, and N. K. Jha, "HybDTM: A coordinated hardware-software approach for dynamic thermal management," in Proc. DAC, 2006, pp. 548-553.
18. E. Kursun, C.-Y. Cher, A. Buyuktosunoglu, and P. Bose, "Investigating the effects of task scheduling on thermal behavior," presented at the Proc. TACS, Boston, MA, 2006.
19. C. J. Lasance, "Thermally driven reliability issues in microelectronic systems: Status-quo and challenges," Microelectron. Reliab., vol. 43, pp. 1969-1974, 2003.
20. A. Leon, L. Jinuk, K. Tam, W. Bryg, F. Schumacher, P. Kongetira, D. Weisner, and A. Strong, "A power-efficient high-throughput 32-thread SPARC processor," in Proc. ISSCC, 2006, p. 98.
21. J. Liu, P. H. Chou, N. Bagherzadeh, and F. Kurdahi, "Power-aware scheduling under timing constraints for mission-critical embedded systems," in Proc. DAC, 2001, pp. 840-845.
22. "Lp_solve," 2004, [Online]. Available: http://www.lpsolve. source-forge.net/5.5/
23. R. McDougall, J. Mauro, and B. Gregg, Solaris Performance and Tools. NJ: Sun Microsystems Press, 2006.
24. M. Mutyam, F. Li, V. Narayanan, M. Kandemir, and M. J. Irwin, "Compiler-directed thermal management for VLIW functional units," in Proc. LCTES, 2006, pp. 163-172.
25. G. Quan and X. Hu, "Energy efficient fixed priority scheduling for realtime systems on variable voltage processors," in Proc. DAC, 2001, pp. 828-833.
26. P. Rong and M. Pedram, "Power-aware scheduling and dynamic voltage setting for tasks running on a hard real-time system," in Proc. ASPDAC, 2006, pp. 473-478.
27. T. S. Rosing, K. Mihic, and G. De Micheli, "Power and reliability management of SoCs," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 4, pp. 391-403, Apr. 2007.
28. M. Ruggiero, A. Guerri, D. Beitozzi, F. Poletti, and M. Milano, "Communication-aware allocation and scheduling framework for stream-oriented multi-processor system-on-chip," in Proc. DATE, 2006, pp. 3-8.
29. K. Sankaranarayanan, S. Velusamy, M. R. Stan, and K. Skadron, "A case for thermal-aware floorplanning at the microarchitectural level," J. Instruction-Level Parallelism, vol. 7, pp. 1-16, 2005.
30. M. Santarmi, "Thermal integrity: A must for low-power IC digital design," in Proc. EDN, Sep. 2005, pp. 37-42.
31. Y.-H. Shih and J.-G. Hwu, "An on-chip temperature sensor by utilizing a MOS tunneling diode," IEEE Electron Device Lett., vol. 22, no. 6, pp. 299-301, Jun. 2001.
32. K. Skadron, "Hybrid architectural dynamic thermal management," in Proc. DATE, 2004, pp. 10-15.
33. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature-aware microarchitecture," in Proc. ISCA, 2003, pp. 94-125.
34. Sun Microsystems, "SLAMD distributed load engine," [Online]. Available: www.slamd.com.
35. J. Srinivasan and S. V. Adve, "Predictive dynamic thermal management for multimedia applications," in Proc. ICS, 2003, pp. 109-120.
36. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, "The case for life-time reliability-aware microprocessors," in Proc. ISCA, 2004, p. 276.
37. K. Stavrou and P. Trancoso, "Thermal-aware scheduling for future chip multiprocessors," EURASIP J. Embedded Syst., vol. 2007, p. 40, 2007.
38. H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif, "Full-chip leakage estimation considering power supply and temperature variations," in Proc. ISLPED, 2003, pp. 78-83.
39. V. V. Vazirani, Approximation Algorithms. Berlin, Germany: Springer, 2003.
40. R. Viswanath, V. Wakharkar, A. Watwe, and V. Lebonheur, "Thermal performance challenges from silicon to systems," Intel Technol. J., Q3, vol. 23, p. 16, 2000.
41. Y. Yu and V. K. Prasanna, "Energy-balanced task allocation for collaborative processing in wireless sensor networks," Mobile Netw. Appl., vol. 10, pp. 115-131, 2005.
42. Y. Zhang, X. S. Hu, and D. Z. Chen, "Task scheduling and voltage selection for energy minimization," in Proc. DAC, 2002, pp. 183-188.