A comprehensive scheduler for asymmetric multicore systems

EuroSys'10 - Proceedings of the EuroSys 2010 Conference

Volumn , Issue , 2010, Pages 139-152

  Saez, Juan Carlos ^a   Prieto, Manuel ^a   Fedorova, Alexandra ^b   Blagodurov, Sergey ^b  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b SIMON FRASER UNIVERSITY   (Canada)

Author keywords

asymmetric multicore; operating systems; scheduling

Indexed keywords

AREA REQUIREMENT; CLOCK FREQUENCY; CPU-INTENSIVE; ENERGY EFFICIENT; INSTRUCTION SET ARCHITECTURE; LIGHT WEIGHT; LOW AREA; MULTI CORE; MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; OPERATING SYSTEMS; PARALLEL APPLICATION; POWER CONSUMPTION; THREAD LEVEL PARALLELISM;

COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; SCHEDULING;

PIPELINE PROCESSING SYSTEMS;

EID: 77954577848     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1755913.1755929     Document Type: Conference Paper

References (13)

1. M. Annavaram, E. Grochowski, and J. Shen. Mitigating Amdahl's Law through EPI Throttling. In Proc. of ISCA '05, pages 298-309, 2005.
2. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The Impact of Performance Asymmetry in Emerging Multicore Architectures. SIGARCH CAN, 33(2):506-517, 2005.
3. M. Becchi and P. Crowley. Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. In Proc. of Computing Frontiers '06, 2006.
4. A. Fedorova, J. C. Saez, D. Shelepov, and M. Prieto. Maximizing Power Efficiency with Asymmetric Multicore Systems. Commun. ACM, 52(12):48-57, 2009.
5. M. D. Hill and M. R. Marty. Amdahl's Law in the Multicore Era. Computer, 41(7):33-38, 2008.
6. D. Koufaty, D. Reddy, and S. Hahn. Bias Scheduling in Heterogeneous Multi-core Architectures. In Proc. of Eurosys '10, 2010.
7. R. Kumar, D. M. Tullsen, and P. Ranganathan et al. Single- ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In Proc. of ISCA '04.
8. R. Kumar, K. I. Farkas, and N. Jouppi et al. Single-ISA Heterogeneous Multi-Core Architectures: the Potential for Processor Power Reduction. In Proc. of MICRO 36, 2003.
9. V. Kumar and A. Fedorova. Towards Better Performance Per Watt in Virtual Environments on Asymmetric Single-ISA Multi-core Systems. ACM OSR, 43(3), 2009.
10. T. Li, D. Baumberger, and D. A. Koufaty et al. Efficient Operating System Scheduling for Performance-Asymmetric Multi-Core Architectures. In Proc. of SC '07.
11. J. C. Mogul, J. Mudigonda, N. Binkert, P. Ranganathan, and V. Talwar. Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems. IEEE Micro, 28(3):26-41, 2008.
12. D. Shelepov, J. C. Saez, and S. Jeffery et al. HASS: a Scheduler for Heterogeneous Multicore Systems. ACM SIGOPS Operating Systems Review, 43(2), 2009.
13. R. van der Pas. The OMPlab on Sun Systems. In Proc. of IWOMP'05, 2005.