PAM: a novel performance/power aware meta-scheduler for multi-core systems

2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2008

Volumn , Issue , 2008, Pages

  Banikazemi, Mohammad ^a   Poff, Dan ^a   Abali, Bulent ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY CONSUMPTION; MAIN MEMORY; MULTI-CORE SYSTEMS; SCHEDULING SCHEMES; SOFTWARE CHANGE; STANDARD SYSTEM; THREE DIMENSIONS;

ASSOCIATIVE STORAGE; COMPUTER SCIENCE; MICROPROCESSOR CHIPS; PNEUMATIC DRIVES; PULSE AMPLITUDE MODULATION;

SCHEDULING;

EID: 70350754495     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2008.5222643     Document Type: Conference Paper

References (18)

1. "Perfmon2: The Hardware-based Performance Monitoring Interface for Linux," 2008, http://perfmon2.sourceforge.net/.
2. Intel Corporation, "Intel 64 and ia-32 architectures software developers manual, volume 3b: System programming guide, part 2," May 2007.
3. A. R. Alameldeen and D. A. Wood, "IPC Considered Harmful for Multiprocessor Workloads," IEEE Micro, vol. 26, no. 4, pp. 8-17, 2006.
4. IBM Corporation, "IBM PowerExecutive," 2008, http://www.ibm.com/systems/management/director/extensions/powerexec.html.
5. C. Lefurgy, X. Wang, and M. Ware, "Server-Level Power Control," in Proceedings of the Fourth International Conference on Autonomic Computing (ICAC'07), 2007.
6. "CPUSET Filesystem," 2008, http://www.bullopensource.org/ cpuset/csfs.html.
7. B. L. Jacob, P. M. Chen, S. R. Silverman, and T. N. Mudge, "An Analytical Model for Designing Memory Hierarchies," IEEE Transactions on Computers, vol. 45, no. 10, pp. 1180-1194, 1996. [Online]. Available: citeseer.ist.psu.edu/article/jacob96analytical.html
8. A. J. Smith, "Cache Memories," Computing Surveys, vol. 14, no. 3, pp. 473-530, 1982.
9. G. E. Suh, S. Devadas, and L. Rudolph, "A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning," in Proceedings of the 8th International Symposium on High-Performance Computer Architecture (HPCA), 2002, pp. 117-. [Online]. Available: citeseer.ist.psu.edu/suh02new. html
10. G. E. Suh, L. Rudolph, and S. Devadas, "Dynamic Partitioning of Shared Cache Memory," The Journal of Supercomputing, vol. 28, no. 1, 2004.
11. L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni, "Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches As a Shared Resource," in Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2006.
12. N. Rafique, W.-T. Lim, and M. Thottethodi, "Architectural Support for Operating System-driven CMP Cache Management," in Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2006.
13. A. Snavely and D. M. Tullsen, "Symbiotic Jobs Scheduling for a Simultaneous Multithreaded Processor," in Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2000, pp. 234-244.
14. A. Fedorova, M. Seltzer, C. Small, and D. Nussbaum, " Performance Of Multithreaded Chip Multiprocessors And Implications For Operating System Design," in Proceedings of the USENIX 2005 Annual Technical Conference, 2005.
15. A. Fedorova, M. Seltzer, and M. D. Smith, "Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler," in Proceedings of the Sixteenth International Conference on Parallel Architectures and Compilation Techniques (PACT), 2007.
16. A. Fedorova, D. Vengerov, and D. Doucette, "Operating System Scheduling on Heterogeneous Core Systems," in Proceedings of the First Workshop on Operating System Support for Heterogeneous Multicore Architectures, in conjunction with PACT, 2007.
17. D. Shelepov and A. Fedorova, "Scheduling on Heterogeneous Multicore Processors Using Architectural Signatures," in Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture, in conjunction with ISCA, 2008.
18. K. M. Lepak, H. W. Cain, and M. H. Lipasti, "Redeeming IPC as a Performance Metric for Multithreaded Programs," in Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2003.