Scheduling algorithms for unpredictably heterogeneous CMP architectures

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2008, Pages 42-51

  Winter, Jonathan A ^a   Albonesi, David H ^a  

^a Department of Obstetrics Gynecology

Author keywords

[No Author keywords available]

Indexed keywords

CMP ARCHITECTURES; DEPENDABLE SYSTEMS; DYNAMIC HETEROGENEITIES; HUNGARIAN; INTERNATIONAL CONFERENCES; MULTI CORES; PERFORMANCE LOSSES; POWER CHARACTERISTICS; PROCESS VARIATIONS; SEARCH TECHNIQUES;

ARTIFICIAL INTELLIGENCE; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; SCHEDULING; SENSOR NETWORKS; TELECOMMUNICATION NETWORKS;

SCHEDULING ALGORITHMS;

EID: 53349121147     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2008.4630069     Document Type: Conference Paper

References (36)

1. N. Aggarwal, P. Ranganathan, N.P. Jouppi, and J. E. Smith. Configurable Isolation: Building High Availability Systems with Commodity Multi-Core Processors. International Symposium on Computer Architecture (ISCA), 2007.
2. S. Balakrishnan, R. Rajwar, M. Upton, and K. Lai. The Impact of Performance Asymmetry in Emerging Multicore Architectures. International Symposium on Computer Architecture (ISCA), 2005.
3. M. Becchi and P. Crowley. Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. ACM International Conference on Computing Frontiers (CF), 2006, pp. 29-39.
4. S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De. Parameter Variations and Impact on Circuits and Microarchitecture. Design Automation Conference (DAC), 21.1, 2003, pp. 338-342.
5. F. A. Bower, D. J. Sorin, and S. Ozev. A Mechanism for Online Diagnosis of Hard Faults in Microprocessors. International Symposium on Microarchitecture (MICRO), 2005.
6. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. International Symposium on Computer Architecture (ISCA), 2000, pp. 83-94.
7. P. Chaparro, J. González, G. Magklis, Q. Cai, and A. González. Understanding the Thermal Implications of MultiCore Architectures. IEEE Transactions on Parallel and Distributed Systems (TPDS), 18, 8, 2007, pp. 1055-1065.
8. J. Donald and M. Martonosi. Techniques for Multi-Core Thermal Management: Classification and New Exploration. International Symposium on Computer Architecture (ISCA), 2006.
9. S. Ghiasi, T. Keller, and F. Rawson. Scheduling for Heterogeneous Processors in Server Systems. ACM International Conference on Computing Frontiers (CF), 2005, pp. 199-210.
10. E. Humenay, D. Tarjan, and K. Skadron. Impact of Parameter Variations on Multi-Core Chips. Workshop on Architectural Support for Gigascale Integration (ASGI), 2006.
11. E. Humenay, D. Tarjan, and K. Skadron. Impact of Process Variations on Multi-Core Performance Symmetry. Design, Automation and Test in Europe (DATE), 2007.
12. C. Isci, A. Buyuktosunoglu, C-Y. Cher, P. Bose, and M. Martonosi. An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget. International Symposium on Microarchitecture (MICRO), 2006.
13. P. Juang, Q. Wu, L-S. Peh, M. Martonosi, and D. W. Clark. Coordinated, Distributed, Formal Energy Management of CMP Multiprocessors. International Symposium on Low Power Electronics and Design (ISLPED), 2005.
14. R. Kumar, D. M. Tullsen, and N.P. Jouppi. Core Architecture Optimization for Heterogeneous Chip Multiprocessors. International Symposium on Parallel Architectures and Compilation Techniques (PACT), 2006, pp. 23-32.
15. R. Kumar, D.M. Tullsen, P. Ranganathan, N.P. Jouppi, and K. I. Farkas. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. International Symposium on Computer Architecture (ISCA), 2004.
16. J. Li and J.F. Martinez. Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors. International Symposium on High-Performance Computer Architecture (HPCA), 2006.
17. X. Liang and D. Brooks. Microarchitecture Parameter Selection To Optimize System Performance Under Process Variation. International Conference on Computer-Aided Design (ICCAD), 2006, pp. 429-436.
18. X. Liang and D. Brooks. Mitigating the Impact of Process Variations on Processor Register Files and Execution Units. International Symposium on Microarchitecture (MICRO), 2006.
19. A.J. Martin. Towards an Energy Complexity of Computation. Information Processing Letters. 77, 2001, pp. 181-187.
20. A. Merkel and F. Bellosa. Balancing Power Consumption in Multiprocessor Systems. EuroSys, 2006, pp. 403-413.
21. J. Munkres. Algorithms for Assignment and Transportation Problems. Journal of the Society of Industrial and Applied Mathematics. 5(1), 1957, pp. 32-38.
22. S. Ozdemir, D. Sinha, G. Memik, J. Adams, and H. Zhou. Yield-Aware Cache Architectures. International Symposium on Microarchitecture (MICRO), 2006.
23. R.A. Pilgrim. Munkres' Assignment Algorithm. http://csclab. murraystate.edu/bob.pilgrim/445/munkres.html, 2008.
24. M.D. Powell, M. Gomaa, and T.N. Vijaykumar. Heat-and-Run: Leveraging SMT and CMP to Manage Power Density Through the Operating System. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2004, pp. 260-270.
25. C.R. Reeves (Editor). Modern Heuristic Techniques for Combinatorial Problems. McGraw-Hill Book Company, London, UK, 1995.
26. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC Simulator. http://sesc.sourceforge.net, 2005.
27. S.M. Sait and H. Youssef. Iterative Computer Algorithms with Applications in Engineering. IEEE Computer Society, Los Alamitos, CA, 1999.
28. E. Schuchman and T.N. Vijaykumar. Rescue: A Microarchitecture for Testability and Defect Tolerance. International Symposium on Computer Architecture (ISCA), 2005.
29. P. Shivakumar, S.W. Keckler, C.R. Moore, and D. Burger. Exploiting Microarchitectural Redundancy for Defect Tolerance. International Conference on Computer Design (ICCD), 2003.
30. S. Shyam, K. Constantinides, S. Phadke, V. Bertacco, and T. Austin. Ultra Low-Cost Defect Protection for Microprocessor Pipelines. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2006.
31. K. Skadron, M.R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-Aware Microarchitecture. International Symposium on Computer Architecture (ISCA), 2003, pp. 2-13.
32. J. Srinivasan, S.V. Adve, P. Bose, and J.A. Rivers. The Case for Lifetime Reliability-Aware Microprocessors. International Symposium on Computer Architecture (ISCA), 2004.
33. J. Srinivasan, S.V. Adve, P. Bose, and J.A. Rivers. Exploiting Structural Duplication for Lifetime Reliability Enhancement. International Symposium on Computer Architecture (ISCA), 2005.
34. K. Stavrou and P. Trancoso. Thermal-Aware Scheduling for Future Chip Multiprocessors. EURASIP Journal on Embedded Systems, 2007.
35. D. Tarjan, S. Thoziyoor, and N.P. Jouppi. CACTI 4.0. HP Laboratories Palo Alto Technical Report HPL-2006-86, 2006.
36. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. The University of Virginia, Department of Computer Science, Technical Report CS-2003-05, 2003.