Thermal-aware scheduling for future chip multiprocessors

Eurasip Journal on Embedded Systems

Volumn 2007, Issue , 2007, Pages

  Stavrou, Kyriakos ^a   Trancoso, Pedro ^a  

^a UNIVERSITY OF CYPRUS   (Cyprus)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 34250858227     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2007/48926     Document Type: Article

References (41)

1. V. Agarwal M. S. Hrishikesh S. W. Keckler D. Burger Clock rate versus IPC: the end of the road for conventional microarchitectures. Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00) Vancouver, BC, Canada ACM Press 2000 248 259
2. K. Olukotun B. A. Nayfeh L. Hammond K. Wilson K. Chang The case for a single-chip multiprocessor. Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '96) Cambridge, Mass, USA ACM Press 1996 2 11
3. T. Mudge Power: a first-class architectural design constraint. Computer 34 4 2001 52 58
4. K. Skadron M. R. Stan W. Huang S. Velusamy K. Sankaranarayanan D. Tarjan Temperature-aware microarchitecture: extended discussion and results. University of Virginia Charlottesville, Va, USA TR-CS-2003-08 2003
5. R. Viswanath V. Wakharkar A. Watwe V. Lebonheur Thermal performance challenges from silicon to systems. Intel Technology Journal 4 2000 3 16
6. S. H. Gunther F. Binns D. M. Carmean J. C. Hall Managing the impact of increasing microprocessor power consumption. Intel Technology Journal 5 2001 1 9
7. W. Liao L. He Coupled power and thermal simulation with active cooling. Proceedings of the 3rd International Workshop on Power-Aware Computer Systems (PACS '03) San Diego, Calif, USA Lecture Notes in Computer Science 3164 2003 148 163
8. A. Dhodapkar C. H. Lim G. Cai W. R. Daasch TEM 2 P 2 EST : a thermal enabled multi-model power/performance ESTimator. Proceedings of the 1st International Workshop on Power-Aware Computer Systems-Revised Papers (PACS '00) Cambridge, Mass, USA 2000 112 125
9. R. Mahajan K. Brown V. Atluri The evolution of microprocessor packaging. Intel Technology Journal 2001 10
10. Y. Li D. Brooks Z. Hu K. Skadron Performance, energy, and thermal considerations for SMT and CMP architectures. Proceedings of the 11th International Symposium on High-Performance Computer Architecture (HPCA '05) San Francisco, Calif, USA 2005 71 82
11. D. Genossar N. Shamir Intel pentium M processor: power estimation, budgeting, optimization and validation. Intel Technology Journal 7 2003 2 44 49
12. J. Mooref J. Chasef P. Ranganathanf R. Sharmaf Making scheduling "cool": temperature-aware workload placement in data centers. Proceedings of the USENIX Annual Technical Conference Anaheim, Calif, USA 2005 61 75
13. S. Heo heomoo@cag.lcs.mit.edu K. Barr kbarr@cag.lcs.mit.edu K. Asanović krste@cag.lcs.mit.edu Reducing power density through activity migration. Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '03) Seoul, South Korea 2003 217 222
14. Z. Lu W. Huang S. Ghosh J. Lach M. Stan K. Skadron Analysis of temporal and spatial temperature gradients for IC reliability. University of Virginia Charlottesville, Va, USA CS-2004-08 2004
15. Z. Lu J. Lach M. Stan K. Skadron Banking chip lifetime: opportunities and implementation. Proceedings of the 1st Workshop on High Performance Computing Reliability Issues (HPCRI '05) San Francisco, Calif, USA 2005
16. C. Bailey Modelling the effect of temperature on product reliability. Proceedings of 19th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM '03) San Jose, Calif, USA 2003 324 331
17. R. Mukherjee rajarshi@ece.northwestern.edu S. O. Memik seda@ece.northwestern.edu G. Memik memik@ece.northwestern.edu Temperature-aware resource allocation and binding in high-level synthesis. Proceedings of the 42nd Design Automation Conference (DAC '05) Anaheim, Calif, USA ACM Press 2005 196 201
18. R. Kalla B. Sinharoy J. M. Tendler IBM Power5 chip: a dual-core multithreaded processor. IEEE Micro 24 2 2004 40 47
19. P. Kongetira poonacha.kongetira@sun.com K. Aingaran K. Olukotun Niagara: a 32-way multithreaded Sparc processor. IEEE Micro 25 2 2005 21 29
20. Intel Intel Pentium D Processor Product Information. 2006 http://www.intel.com/products/processor/pentium_d/
21. AMD AMD Athlon 64X2 Dual-Core Processor. 2006 http://www.amd.com/
22. R. Sasanka sasanka@cs.uiuc.edu S. V. Adve sadve@cs.uiuc.edu Y.-K. Chen yen-kuang.chen@intel.com E. Debes eric.debes@intel.com The energy efficiency of CMP vs. SMT for multimedia workloads. Proceedings of the 18th Annual International Conference on Supercomputing (ICS '04) Saint-Malo, France 2004 196 206
23. E. Debes Recent changes and future trends in general purpose processor architectures to support image and video applications. Proceedings of IEEE International Conference on Image Processing (ICIP '03) Barcelona, Spain 3 2003 85 88
24. F. Mombers D. Mlynek Multithreaded multimedia processor merging on-chip multiprocessors and distributed vector pipelines. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '99) Orlando, Fla, USA 4 1999 287 290
25. J. Goodacre Understanding the Options for Embedded Multiprocessing. 2003 TechOnLine: http://www.techonline.com/community/tech_group/soc/tech_paper/29359
26. Intel Intel Pentium D Processor Product Information. 2006 http://www.intel.com/products/processor/pentium_d/
27. K. Stavrou P. Trancoso Thermal-aware scheduling: a solution for future chip multiprocessors thermal problems. Proceedings of the 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools (DSD '06) Dubrovnik, Croatia 2006 123 126
28. E. Grochowski edward.grochowski@intel.com R. Ronen ronny.ronen@intel.com J. Shen john.shen@intel.com H. Wang hong.wang@intel.com Best of both latency and throughput. Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '04) San Jose, Calif, USA 2004 236 243
29. K. Stavrou tsik@cs.ucy.ac.cy P. Trancoso pedro@cs.ucy.ac.cy TSIC: thermal scheduling simulator for chip multiprocessors. Proceedings of the 10th Panhellenic Conference on Informatics (PCI '05) Lecture Notes in Computer Science Volos, Greece 3746 2005 589 599
30. P. I. Pénzes penzes@async.caltech.edu M. Nyström mika@async.caltech.edu A. J. Martin alain@async.caltech.edu Transistor sizing of energy-delay-efficient circuits. Proceedings of the 8th ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU '02) Monterey, Calif, USA 2002 126 133
31. J. Ebergen J. Gainsley P. Cunningham Transistor sizing: how to control the speed and energy consumption of a circuit. Proceedings of the 10th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '04) Crete, Greece 10 2004 51 61
32. R. Balasubramonian D. Albonesi A. Buyuktosunoglu S. Dwarkadas Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. Proceedings of the 33rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO '00) Monterey, Calif, USA ACM Press 2000 245 257
33. S. Manne A. Klauser D. Grunwald Pipeline gating: speculation control for energy reduction. Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA '98) Barcelona, Spain 1998 132 141
34. Y. Han I. Koren C. A. Moritz Temperature aware floorplanning. Proceedings of the 2nd Workshop on Temperature-Aware Computer Systems (TACS '05) Madison, Wis, USA 2005
35. R. McGowen C. A. Poirier C. Bostak Power and temperature control on a 90-nm Itanium family processor. IEEE Journal of Solid-State Circuits 41 1 2006 229 237
36. J. Donald jdonald@princeton.edu M. Martonosi mrm@princeton.edu Techniques for multicore thermal management: classification and new exploration. Proceedings of the 33rd International Symposium on Computer Architecture (ISCA '06) Boston, Mass, USA 2006 78 88
37. NIST/SEMATECH Assessing Product Reliability, Chapter 8, e-Handbook of Statistical Methods. http://www.itl.nist.gov/div898/handbook/
38. J. Srinivasan S. V. Adve P. Bose J. Rivers C.-K. Hu RAMP: a model for reliability aware microprocessor design. IBM Research Report IBM White Plains, NY, USA RC23048 2003 26
39. W.-L. Hung whung@cse.psu.edu Y. Xie yuanxie@cse.psu.edu N. Vijaykrishnan vijay@cse.psu.edu M. Kandemir kandemir@cse.psu.edu M. J. Irwin mji@cse.psu.edu Thermal-aware task allocation and scheduling for embedded systems. Proceedings of the Conference on Design, Automation and Test in Europe (DATE '05) Munich, Germany 2 2005 898 899 IEEE Computer Society
40. P. Rosinger pmr@ecs.soton.ac.uk B. Al-Hashimi bmah@ecs.soton.ac.uk K. Chakrabarty krish@ee.duke.edu Rapid generation of thermal-safe test schedules. Proceedings of the Conference on Design, Automation and Test in Europe (DATE '05) Munich, Germany 2 2005 840 845 IEEE Computer Society
41. ACPI Advanced Configuration and Power Interface. 2006 http://www.acpi.info/