HybDTM: A coordinated hardware-software approach for dynamic thermal management

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 548-553

  Kumar, Amit ^a   Shang, Li ^b   Peh, Li Shiuan ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b QUEEN S UNIVERSITY   (Canada)

Author keywords

Dynamic thermal management; Hybrid hardware software management; Thermal model

Indexed keywords

DYNAMIC PROGRAMMING; ENERGY DISSIPATION; INTEGRATED CIRCUIT MANUFACTURE; SAFETY ENGINEERING; SOFTWARE ENGINEERING; THERMAL INSULATION;

DYNAMIC THERMAL MANAGEMENT; HYBRID HARDWARE-SOFTWARE MANAGEMENT; POWER DENSITY; THERMAL MODELS;

TEMPERATURE CONTROL;

EID: 34547143358     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147052     Document Type: Conference Paper

References (18)

1. IA-32 Intel architecture software developer's manual, Vol. 3: System programming guide. http://developer.intel.com/design/pentium4/manuals/ 245472.htm
2. Intel Pentium 4 processor in the 478-pin package thermal design guidelines, http://developer.intel.com/deslgn/pentium4/guides/249889.htm.
3. Mobile Intel Pentium 4 processor - M datasaheet. http://www.intel.com.
4. J. Baek et al., "Thermal characterization of high speed DDR devices in system environments," in Proc. Ninth Annual IEEE Semiconductor Thermal Measurement and Management Symp., Mar. 2003.
5. F. Bellosa et al., "Event-driven energy accounting for dynamic thermal management," in Proc. Wkshp. Compilers and Operating Systems for Low Power, Sept. 2003.
6. D. Brooks et al., "Dynamic thermal management for high-performance microprocessors," in Proc. Int. Symp. High Performance Computer Architecture, Jan. 2001, pp. 171-182.
7. X. Fan et al., "Memory controller policies for DRAM power management," in Proc. IEEE Symp. Low Power Electronics, Aug. 2001.
8. G. Hilton et al., "The microarchitecture of the Pentium 4 processor," Intel Technology Journal, Feb. 2001.
9. M. Huang et al., "A framework for dynamic energy efficiency and temperature management," in Proc. Int. Symp. Microarchitecture, Dec. 2000, pp. 202-213.
10. C. Isci et al., "Run-time power monitoring in high-end processors: Methodology and empirical data," in Proc. Int. Symp. Microarchitecture, Dec. 2003.
11. J. Janzen, "Calculating memory system power for DDR SDRAM," Designline, vol. 10, no. 2, 2001.
12. D. Koufaty et al., "Hyperthreading technology in the netburst microarchitecture," IEEE Micro, vol. 23, no. 2, pp. 56-65, Mar. 2003.
13. K.-J. Lee et al., "Using performance counters for runtime temperature sensing in high-performance processors," in Proc. Wkshp. High-Performance Power-Aware Computing, Apr. 2005.
14. L. Shang, L.-S. Peh, A. Kumar and N. K. Jha, "Thermal modeling, characterization and management of on-chip networks," in Proc. Int. Symp. Microarchitecture, Dec. 2004.
15. K. Skadron, "Hybrid architectural dynamic thermal management," in Proc. Design Automation and Test in Europe Conf., Feb. 2004, pp. 10-15.
16. K. Skadron et al., "Temperature-aware microarchitecture, " in Proc. Int. Symp. Computer Architecture, June 2003, pp. 1-12.
17. B. Sprunt, "Pentium 4 performance-monitoring features," IEEE Micro, vol. 22, no. 4, pp. 72-82, Jul./Aug. 2002.
18. A. Weissel et al., "Dyna-mic thermal management for distributed systems," in Proc. Wkshp. Temperature-Aware Computer Systems, June 2004.