Low-leakage asymmetric-cell SRAM

Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 48-51

  Azizi, Navid ^a   Moshovos, Andreas ^a   Najm, Farid N ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Dual Vt; Low leakage; Low power; SRAM

Indexed keywords

BUFFER STORAGE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; THRESHOLD VOLTAGE; TRANSISTORS;

LOW-LEAKAGE; SEMICONDUCTOR MEMORIES;

RANDOM ACCESS STORAGE;

EID: 0036949087     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/lpe.2002.146707     Document Type: Conference Paper

References (8)

1. S. Borkar, "Design challenges of technology scaling," IEEE MICRO, vol. 19, no.4, pp. 23-29, July-Aug. 1999.
2. T. Kam et. al., "EDA challenges facing future microprocessor design," in IEEE Transactions on Computer-Aided Design, vol. 19. no. 12, Dec. 2000.
3. F. Hamzaoglu et. al., "Dual-Vt SRAM cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13um technology generation," in Proc. 2000 Intl. Symp. on Low Power Electronics and Design, July 2000.
4. John L. Hennessy and David A. Patterson, Computer Architecture: A Quantitative Approach (2nd edition), Morgan Kaufman, 1996.
5. N. Azizi, A. Moshovos, F. N. Najm, B. Falsafi, "Asymmetric-cell caches: exploiting bit value biases to reduce leakage power in deep-submicron, high-performance caches," ECE Computer Group Technical Report TR-01-01-02, Univ. of Toronto.
6. E. Seevinck Sr et. al., "Static-noise margin analysis of MOS SRAM cells," IEEE Journal of Solid-State Circuits, vol. 22, pp. 748-754, Oct. 1987.
7. V. De, and S. Borkar, "Technology and Design Challenges for Low Power and High Performance Microprocessors," in Proc. 1999 Intl. Symp. on Low Power Electronics and Design, 1999.
8. A. Bhavnagarwala et. al., "The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability," in IEEE J. of Solid-State Circuits, vol. 36, Apr. 2001.