Dynamic thread assignment on heterogeneous multiprocessor architectures

Proceedings of the 3rd Conference on Computing Frontiers 2006, CF '06

Volumn 2006, Issue , 2006, Pages 29-39

  Becchi, Michela ^a   Crowley, Patrick ^a  

^a WASHINGTON UNIVERSITY IN ST LOUIS   (United States)

Author keywords

Chip multiprocessor; Heterogeneous architectures; Simulation

Indexed keywords

CHIP MULTIPROCESSOR (CMP); HETEROGENEOUS ARCHITECTURES; PROCESSOR CORES; THREAD MIGRATION;

CACHE MEMORY; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; INTEGER PROGRAMMING;

MULTIPROCESSING SYSTEMS;

EID: 34247331460     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1128022.1128029     Document Type: Conference Paper

References (17)

1. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Single-ISA Heterogeneous Multi-core Architecture: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture, Dec. 2003
2. st International Symposium on Computer Architecture, June, 2004
3. R. Kumar, N. P. Jouppi, D. M. Tullsen. Conjoined-code Chip Multiprocessing. In Proc .of the 37th International Symposium on Microarchitecture, December, 2004
4. J. Hennessey and D. Patterson. Computer Architecture a Quantitative Approach. Morgan Kauffmann Publishers, Inc., 3rd Edition, 2003
5. R. E. Kessler, E. J. MecLellan, and D. A. Webb. The Alpha 21264 Microprocessor Architecture . IEEE Micro, 19(2):24-36, March/April 1999.
6. N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-Oriented Full-System Simulation using M5. In Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), February 2003
7. T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder. Discovering and exploiting program phases. In IEEE Micro: Micro's Top Picks from Computer Architecture Conferences, Dec. 2003
8. th Annual International Symposium on Computer Architecture, IEEE CS Press, 2003, pp 336-349
9. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha. Synthesis of Application-specific Heterogeneous Multiprocessor Architectures using Extensible Processors. In Proc. of the 18th International Conference on VLSI Design, January, 2005
10. G. C. Sih and E. A. Lee, A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architecture. In IEEE Trans. Parallel and distributed systems, vol. 4, no. 2, pp.175-187, Feb. 1993.
11. H. Oh and S. Ha. A Static Scheduling Heuristic for Heterogeneous Processors, In Proc. Euro-Par'96, August, 1996.
12. R. J. O. Figuiredo and J. A. B. Fortes. Impact of Heterogeneity on DSM Performances. In Sixth International Symposium on High Performance Computer Architecture, January, 2000
13. J. M. Tendler et al. POWER4 System Microarchitecture. In IBM Journal of Research and Development. Vol 46, No. 1, January 2002.
14. S. Richardson. MPOC: A Chip Multiprocessor for Embedded Systems. HP Technical Report HPL-2002-186, 2002.
15. Digital Equipment Corp. Alpha 21164 Microprocessor Hardware Reference Manual. October, 1996.
16. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The Case for a Single-Chip Multiprocessor. In Proc. APLOS VII, October, 1996
17. J. Andrews and C. Polychronopoulos. An Analytical Approach to Performance/Cost Modeling of Parallel Computers. In Journal of Parallel and Distributed Computing,no. 12, pp. 343-356, 1991.