-
2
-
-
0004051797
-
-
Austin, TX: International SEMATECH, Executive Summary Chapter. (This is available for printing and viewing from the internet, with the following)
-
Semiconductor Industry Association (SIA), International Roadmap for Semiconductors 2001 edition, Austin, TX: International SEMATECH, 2001, Executive Summary Chapter. (This is available for printing and viewing from the internet, with the following URL: http://public.itrs.net.)
-
(2001)
International Roadmap for Semiconductors 2001 Edition
-
-
-
3
-
-
1542478870
-
Sub-100 nm Gate Stack/Ultrashallow Junction Integration Challenges
-
[Originally presented at the ECS RTA and Other Short Time Processing Technologies II Symposium, March 2001.]
-
H. R. Huff et al., "Sub-100 nm Gate Stack/Ultrashallow Junction Integration Challenges," ECS PV 2001-09, 263-297 (2001). [Originally presented at the ECS RTA and Other Short Time Processing Technologies II Symposium, March 2001.]
-
(2001)
ECS PV
, vol.2001
, Issue.9
, pp. 263-297
-
-
Huff, H.R.1
-
4
-
-
0032028255
-
ULSI Semiconductor Technology Trends and Challenges in the Coming Decade
-
March
-
P. K. Vasudev and P. M. Zeitzoff, "ULSI Semiconductor Technology Trends and Challenges in the Coming Decade," IEEE Circuits and Devices Magazine, 14, p. 19 (March 1998).
-
(1998)
IEEE Circuits and Devices Magazine
, vol.14
, pp. 19
-
-
Vasudev, P.K.1
Zeitzoff, P.M.2
-
5
-
-
0004051797
-
-
Austin, TX: International SEMATECH. (This is available for printing and viewing from the internet, with the following URL:
-
Semiconductor Industry Association (SIA), International Roadmap for Semiconductors 2001 edition, Austin, TX: International SEMATECH, 2001. (This is available for printing and viewing from the internet, with the following URL: http://public.itrs.net.)
-
(2001)
International Roadmap for Semiconductors 2001 Edition
-
-
-
6
-
-
0003552050
-
-
Austin, TX: International SEMATECH. (This is available for printing and viewing from the internet, with the following URL:
-
Semiconductor Industry Association (SIA), International Roadmap for Semiconductors 2001 edition, Austin, TX: International SEMATECH, 1999. (This is available for printing and viewing from the internet, with the following URL: http://public.itrs.net.).
-
(1999)
International Roadmap for Semiconductors 2001 Edition
-
-
-
8
-
-
0035860451
-
Limits on Silicon Nanoelectronics for Terascale Integration
-
14 Sept.
-
J. D. Meindl et al., "Limits on Silicon Nanoelectronics for Terascale Integration," Science, Vol. 293, pp. 2044-2049 (14 Sept. 2001).
-
(2001)
Science
, vol.293
, pp. 2044-2049
-
-
Meindl, J.D.1
-
13
-
-
1542793432
-
-
ITRS 2001, Process Integration, Devices, and Structures (PIDS) chapter, High-Performance Logic Technology Requirements Tables
-
SIA, ITRS 2001, op. cit., Process Integration, Devices, and Structures (PIDS) chapter, High-Performance Logic Technology Requirements Tables.
-
Fundamentals of Modem VLSI Devices
-
-
-
15
-
-
0035715842
-
An Enhanced 130 nm Generation Logic Technology Featuring 60 nm Transistors Optimized for High Performance and Low Power at 0.7 - 1.4 V
-
Dec.
-
S. Thompson et al., "An Enhanced 130 nm Generation Logic Technology Featuring 60 nm Transistors Optimized for High Performance and Low Power at 0.7 - 1.4 V," IEDM Tech. Digest, pp. 257-260, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 257-260
-
-
Thompson, S.1
-
16
-
-
17544404834
-
High Performance 50 nm CMOS Devices for Microprocessor and Embedded Processor Core Applications
-
Dec.
-
S. F. Huang et al., "High Performance 50 nm CMOS Devices for Microprocessor and Embedded Processor Core Applications," IEDM Tech. Digest, pp. 237-240, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 237-240
-
-
Huang, S.F.1
-
17
-
-
0035716617
-
A High Density 0.10μm CMOS Technology Using Low K Dielectric and Copper Interconnect
-
Dec.
-
S. Parihar, "A High Density 0.10μm CMOS Technology Using Low K Dielectric and Copper Interconnect," IEDM Tech. Digest, pp.249-252, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 249-252
-
-
Parihar, S.1
-
18
-
-
25544435307
-
-
ITRS 2001, PIDS and Design chapters
-
SIA, ITRS 2001, op. cit., PIDS and Design chapters.
-
IEDM Tech. Digest
-
-
-
19
-
-
25544434261
-
-
ITRS 2001, PIDS chapter, LSTP and LOP Logic Technology Requirements Tables
-
SIA, ITRS 2001, op. cit., PIDS chapter, LSTP and LOP Logic Technology Requirements Tables.
-
IEDM Tech. Digest
-
-
-
20
-
-
84886448156
-
High Performance 20 Å NO Oxynitride for Gate Deielectric in Deep Sub-Quarter Microcon CMOS Technology
-
Dec.
-
B.Maitl et al., "High Performance 20 Å NO Oxynitride for Gate Deielectric in Deep Sub-Quarter Microcon CMOS Technology," IEDM Tech. Digest, pp. 651-654, Dec. 1997.
-
(1997)
IEDM Tech. Digest
, pp. 651-654
-
-
Maitl, B.1
-
22
-
-
0035872897
-
High-k Gate Dielectrics: Current Status and Material Properties Considerations
-
May
-
G. D. Wilk et al., "High-k Gate Dielectrics: Current Status and Material Properties Considerations," Journal of Applied Physics, 89, pp. 5243-5275 (May 2001).
-
(2001)
Journal of Applied Physics
, vol.89
, pp. 5243-5275
-
-
Wilk, G.D.1
-
23
-
-
0032096868
-
Tunneling Leakage Current in Oxynitride: Dependence on Oxygen/Nitrogen Content
-
June
-
X. Guo and T. P. Ma, "Tunneling Leakage Current in Oxynitride: Dependence on Oxygen/Nitrogen Content," IEEE Elec. Dev. Letters, EDL-19, pp. 207-209 (June 1998).
-
(1998)
IEEE Elec. Dev. Letters
, vol.EDL-19
, pp. 207-209
-
-
Guo, X.1
Ma, T.P.2
-
25
-
-
0141827892
-
Siilicon Oxynitride Films as a Segue to the High-K Era
-
June
-
th ed., pp. 207-214 (June 2000).
-
(2000)
th Ed.
, pp. 207-214
-
-
Karamcheti, A.1
-
26
-
-
84862057547
-
-
ITRS 2001, Front End Processes chapter
-
SIA, ITRS 2001, op. cit., Front End Processes chapter.
-
th Ed.
-
-
-
27
-
-
84862057547
-
-
ITRS 2001, PIDS chapter, Memory and Logic Potential Solutions section
-
SIA, ITRS 2001, op. cit., PIDS chapter, Memory and Logic Potential Solutions section.
-
th Ed.
-
-
-
28
-
-
84954160798
-
Integration of High-k Gate Stack Systems into Planar CMOS Process Flows
-
Tokyo, Japan, November
-
H. R. Huff et al., "Integration of High-k Gate Stack Systems into Planar CMOS Process Flows," Proceedings of International Workshop on Gate Insulators (IWGI), Tokyo, Japan, November 2001.
-
(2001)
Proceedings of International Workshop on Gate Insulators (IWGI)
-
-
Huff, H.R.1
-
29
-
-
0034798977
-
High-Quality Ultra-thin HfO2 Gate Dielectric MOSFETs with TaN Electrode and Nitridation Surface Preparation
-
June
-
R. Choi et al., "High-Quality Ultra-thin HfO2 Gate Dielectric MOSFETs with TaN Electrode and Nitridation Surface Preparation," Symposium on VLSI Technology, Digest of Tech. Papers, June 2001.
-
(2001)
Symposium on VLSI Technology, Digest of Tech. Papers
-
-
Choi, R.1
-
31
-
-
0035718371
-
2 as high-k gate dielectrics with polysilicon gate electrode
-
Dec.
-
2 as high-k gate dielectrics with polysilicon gate electrode," IEDM Tech. Digest, pp. 455-458, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 455-458
-
-
Kim, Y.1
-
33
-
-
25544447719
-
-
ITRS 2001, Front End Processes chapter
-
SIA, ITRS 2001, op. cit., Front End Processes chapter.
-
Tech. Digest of 2001 IEDM
-
-
-
35
-
-
25544472473
-
Sub-100 nm Gate Stack/Ultrashallow Junction Integration Challenges
-
H. R. Huff et al., "Sub-100 nm Gate Stack/Ultrashallow Junction Integration Challenges," op. cit.
-
Tech. Digest of 2001 IEDM
-
-
Huff, H.R.1
-
38
-
-
0037953155
-
-
Wiley and Sons, New York, Appendixes H and I
-
nd ed., Wiley and Sons, New York, 1981, Appendixes H and I.
-
(1981)
nd Ed.
-
-
Sze, S.M.1
-
40
-
-
0002558656
-
+-N Junctions for 35-70 nm CMOS Using Selectively Deposited Very Heavily Boron-Doped Silicon-Germanium Films
-
F. Roozeboom et al., eds. ECS PV 00-9
-
+-N Junctions for 35-70 nm CMOS Using Selectively Deposited Very Heavily Boron-Doped Silicon-Germanium Films, Rapid Thermal Processing and Other Short-Time Processing Technologies I, (F. Roozeboom et al., eds.) ECS PV 00-9, pp. 73-82 (2000).
-
(2000)
Rapid Thermal Processing and Other Short-Time Processing Technologies I
, pp. 73-82
-
-
Gannavaram, S.1
-
41
-
-
1542478867
-
-
ITRS 2001, Front End Processes chapter, Thermal and Thin Film, Doping, and Etching Technology Requirements Tables
-
SIA, ITRS 2001, op. cit., Front End Processes chapter, Thermal and Thin Film, Doping, and Etching Technology Requirements Tables.
-
Rapid Thermal Processing and Other Short-Time Processing Technologies I
-
-
-
42
-
-
0035714288
-
Properties of Ru-Ta Alloys as Gate Electrodes for NMOS and PMOS Silicon Devices
-
Dec.
-
H. Zhong et al., "Properties of Ru-Ta Alloys as Gate Electrodes for NMOS and PMOS Silicon Devices," IEDM Tech. Digest, pp. 467-470, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 467-470
-
-
Zhong, H.1
-
43
-
-
0034796391
-
Electrical Characteristics of TaSixNy Gate Electrodes for Dual Gate Si_CMOS Devices
-
June
-
Y. Suh et al., "Electrical Characteristics of TaSixNy Gate Electrodes for Dual Gate Si_CMOS Devices," VLSI Symposium Dig. Of Tech. Papers, pp.47-48, June 2001.
-
(2001)
VLSI Symposium Dig. of Tech. Papers
, pp. 47-48
-
-
Suh, Y.1
-
44
-
-
0034784792
-
Novel Damage-Free Direct Metal Gate Process Using Atomic Layer Deposition
-
June
-
D. Park et al., "Novel Damage-Free Direct Metal Gate Process Using Atomic Layer Deposition," VLSI Symposium Dig. Of Tech. Papers, pp. 65-66, June 2001.
-
(2001)
VLSI Symposium Dig. Of Tech. Papers
, pp. 65-66
-
-
Park, D.1
-
45
-
-
17544391024
-
High Quality CVD TaN Gate Electrode for Sub-100nm MOS Devices
-
Dec.
-
Y. H. Kim et al., "High Quality CVD TaN Gate Electrode for Sub-100nm MOS Devices," IEDM Tech. Digest, pp. 667-670, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 667-670
-
-
Kim, Y.H.1
-
46
-
-
0000677814
-
2 dielectrics
-
2 dielectrics," Appl. Phys. Lett., 78, pp. 1134-1136 (2001).
-
(2001)
Appl. Phys. Lett.
, vol.78
, pp. 1134-1136
-
-
Zhong, H.1
-
47
-
-
0035716658
-
Robust Ternary Metal Gate Electrodes for Dual Gate CMOS Devices
-
Dec.
-
D. Park et al., "Robust Ternary Metal Gate Electrodes for Dual Gate CMOS Devices," IEDM Tech. Digest, pp. 671-674, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 671-674
-
-
Park, D.1
-
49
-
-
0034790245
-
Metal Gate work Function Adjustment for Future CMOS Technology
-
June
-
Q. Lu et al., "Metal Gate work Function Adjustment for Future CMOS Technology," VLSI Symposium Dig. Of Tech. Papers, pp. 45-46, June 2001.
-
(2001)
VLSI Symposium Dig. of Tech. Papers
, pp. 45-46
-
-
Lu, Q.1
-
53
-
-
0023310827
-
The impact of intrinsic series resistance on MOSFET scaling
-
March
-
K. W. Ng and W. T. Lynch, "The impact of intrinsic series resistance on MOSFET scaling", IEEE Transactions on Electron Devices, ED-34, p.502 (March 1987).
-
(1987)
IEEE Transactions on Electron Devices
, vol.ED-34
, pp. 502
-
-
Ng, K.W.1
Lynch, W.T.2
-
56
-
-
0036142929
-
ITRS front-end process roadmap
-
January
-
L. Larson and H. Huff, "ITRS front-end process roadmap," Solid State Technology, pp. 32-34, January 2002.
-
(2002)
Solid State Technology
, pp. 32-34
-
-
Larson, L.1
Huff, H.2
-
61
-
-
0029547927
-
The Effect of Source/Drain Processing on the Reverse Short Channel Effect of Deep Sub-Micron Bulk and SOI NMOSFETs
-
Dec.
-
S. W. Crowder et al., "The Effect of Source/Drain Processing on the Reverse Short Channel Effect of Deep Sub-Micron Bulk and SOI NMOSFETs," IEDM Tech. Digest, pp. 427-430, Dec. 1995.
-
(1995)
IEDM Tech. Digest
, pp. 427-430
-
-
Crowder, S.W.1
-
62
-
-
0034452665
-
Boron Diffusion and Activation in the Presence of Other Species
-
Dec.
-
H-J. Li et al., "Boron Diffusion and Activation in the Presence of Other Species," IEDM Tech. Digest, pp. 515-518, Dec. 2000.
-
(2000)
IEDM Tech. Digest
, pp. 515-518
-
-
Li, H.-J.1
-
63
-
-
0033280895
-
High Performance 50-nm Physical Gate Length pMOSFETs by using Low Temperature Activation by Re-Crystallization Scheme
-
June
-
K. Tsuji et al., "High Performance 50-nm Physical Gate Length pMOSFETs by using Low Temperature Activation by Re-Crystallization Scheme", VLSI Symposium Dig Of Tech. Papers, pp. 9-10, June 1999.
-
(1999)
VLSI Symposium Dig of Tech. Papers
, pp. 9-10
-
-
Tsuji, K.1
-
69
-
-
0009163741
-
2 films by Co sputtering
-
March
-
2 films by Co sputtering", Appl. Phys. Lett., 62, 961 (March 1993).
-
(1993)
Appl. Phys. Lett.
, vol.62
, pp. 961
-
-
Maszara, W.P.1
-
70
-
-
84876791937
-
-
ITRS 2001, Front End Processes chapter, Thermal and thin Film, Doping, and Etching Technology Requirements Tables
-
SIA, ITRS 2001, op. cit., Front End Processes chapter, Thermal and thin Film, Doping, and Etching Technology Requirements Tables.
-
Appl. Phys. Lett.
-
-
-
72
-
-
0035716657
-
High Performance 35 nm Gate Length CMOS with NO Oxynitride Gate Dielectric and Ni SALICIDE
-
Dec.
-
S. Inaba et al., "High Performance 35 nm Gate Length CMOS with NO Oxynitride Gate Dielectric and Ni SALICIDE," IEDM Tech. Digest, pp. 641-644, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 641-644
-
-
Inaba, S.1
-
73
-
-
0035714872
-
15 nm Gate Length Planar CMOS Transistor
-
Dec.
-
B. Yu et al., "15 nm Gate Length Planar CMOS Transistor," IEDM Tech. Digest, pp. 937-939, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 937-939
-
-
Yu, B.1
-
74
-
-
25544439352
-
-
ITRS 2001, Front End Processes Chapter
-
SIA, ITRS 2001, op. cit., Front End Processes Chapter.
-
IEDM Tech. Digest
-
-
-
75
-
-
0034452659
-
Advanced Model and Analysis for Series Resistance in Sub-100nm CMOS Including Poly Depletion and Overlap Doping Gradient Effect
-
Dec.
-
S. D. Kim et al., "Advanced Model and Analysis for Series Resistance in Sub-100nm CMOS Including Poly Depletion and Overlap Doping Gradient Effect," IEDM Tech. Digest, pp. 723-726, Dec. 2000.
-
(2000)
IEDM Tech. Digest
, pp. 723-726
-
-
Kim, S.D.1
-
76
-
-
25544446907
-
-
ITRS 2001, Front End Processes chapter, Figure 30: Doping Potential Solutions
-
SIA, ITRS 2001, op. cit., Front End Processes chapter, Figure 30: Doping Potential Solutions.
-
IEDM Tech. Digest
-
-
-
77
-
-
0034452629
-
Low Temperature (≤800°C) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS
-
Dec.
-
S. Gannavaram, "Low Temperature (≤800°C) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS," IEDM Tech. Digest, pp. 437-440, Dec. 2000.
-
(2000)
IEDM Tech. Digest
, pp. 437-440
-
-
Gannavaram, S.1
-
78
-
-
0034453418
-
Complementary suicide source/drain thin-body MOSFETs for the 20nm gate length regime
-
Dec.
-
J. Kedzierski et al., "Complementary suicide source/drain thin-body MOSFETs for the 20nm gate length regime," IEDM Tech. Digest, pp. 57-60, Dec. 2000.
-
(2000)
IEDM Tech. Digest
, pp. 57-60
-
-
Kedzierski, J.1
-
80
-
-
25544476513
-
-
ITRS 2001, PIDS chapter, Logic and Memory Potential Solutions table
-
SIA, ITRS 2001, op. cit., PIDS chapter, Logic and Memory Potential Solutions table.
-
IEDM Tech. Digest
-
-
-
81
-
-
25544447974
-
-
ITRS 2001, PIDS chapter, Emerging Research Devices section
-
SIA, ITRS 2001, op. cit., PIDS chapter, Emerging Research Devices section.
-
IEDM Tech. Digest
-
-
-
84
-
-
0033725596
-
Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS Electron/Hole Mobilty Enhancement
-
June
-
T. Mizuno et al., "Advanced SOI-MOSFETs with Strained-Si Channel for High Speed CMOS Electron/Hole Mobilty Enhancement," VLSI Symposium Dig Of Tech. Papers, pp.210-211, June 2000.
-
(2000)
VLSI Symposium Dig of Tech. Papers
, pp. 210-211
-
-
Mizuno, T.1
-
86
-
-
1542688152
-
Band Structure, Deformation Potentials, and Carrier Mobility in Strained Si, Ge, and SiGe Alloys
-
M. V. Fischetti and S. D. Laux, "Band Structure, Deformation Potentials, and Carrier Mobility in Strained Si, Ge, and SiGe Alloys, Electron. Lett., 17, pp. 503-504 (1996).
-
(1996)
Electron. Lett.
, vol.17
, pp. 503-504
-
-
Fischetti, M.V.1
Laux, S.D.2
-
89
-
-
0034794354
-
Strained Si NMOSFETs for High Performance CMOS Technology
-
VLSI Symposium Dig Of Tech. Papers, June
-
K. Rim et al., "Strained Si NMOSFETs for High Performance CMOS Technology," IEDM Tech. Digest, pp. 59-60, VLSI Symposium Dig Of Tech. Papers, pp. 59-60, June 2001.
-
(2001)
IEDM Tech. Digest
, pp. 59-60
-
-
Rim, K.1
-
90
-
-
0029491314
-
Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs
-
Dec.
-
K. Rim et al., "Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs," IEDM Tech. Digest, pp. 517-520, Dec. 1995.
-
(1995)
IEDM Tech. Digest
, pp. 517-520
-
-
Rim, K.1
-
91
-
-
0028758513
-
Strain Dependence of the Performance Enhancement in Strained-Si n-MOSFETs
-
Dec.
-
J. Welser et al., "Strain Dependence of the Performance Enhancement in Strained-Si n-MOSFETs," IEDM Tech. Digest, pp. 373-376, Dec. 1994.
-
(1994)
IEDM Tech. Digest
, pp. 373-376
-
-
Welser, J.1
-
93
-
-
0032254846
-
Transconductance Enhancement in Deep Submicron Strained-Si n-MOSFETs
-
Dec.
-
K. Rim et al., "Transconductance Enhancement in Deep Submicron Strained-Si n-MOSFETs," IEDM Tech. Digest, pp. 707-710, Dec. 1998.
-
(1998)
IEDM Tech. Digest
, pp. 707-710
-
-
Rim, K.1
-
96
-
-
0033683205
-
Multiple SiGe Wellia New Channel Architecture for Improving Both NMOS and PMOS Performances
-
June
-
J. Alieu et al., "Multiple SiGe Wellia New Channel Architecture for Improving Both NMOS and PMOS Performances, VLSI Symposium Dig Of Tech. Papers, pp.130-131, June 2000.
-
(2000)
VLSI Symposium Dig of Tech. Papers
, pp. 130-131
-
-
Alieu, J.1
-
99
-
-
0033701260
-
Design of Sub-100nm CMOSFETs: Gate Dielectrics and Channel Engineering
-
June
-
S. Song et al., "Design of Sub-100nm CMOSFETs: Gate Dielectrics and Channel Engineering," VLSI Symposium Dig Of Tech. Papers, pp.190-191, June 2000.
-
(2000)
VLSI Symposium Dig of Tech. Papers
, pp. 190-191
-
-
Song, S.1
-
101
-
-
0034454556
-
45-nm Gate Length CMOS Technology and Beyond Using Steep Halo
-
Dec.
-
H. Wakabayashi et al., "45-nm Gate Length CMOS Technology and Beyond Using Steep Halo," IEDM Tech. Digest, pp. 49-52, Dec. 2000.
-
(2000)
IEDM Tech. Digest
, pp. 49-52
-
-
Wakabayashi, H.1
-
102
-
-
0032256253
-
25 nm CMOS Considerations
-
Dec.
-
Y. Taur, "25 nm CMOS Considerations," IEDM Tech. Digest, pp. 789-792, Dec. 1998.
-
(1998)
IEDM Tech. Digest
, pp. 789-792
-
-
Taur, Y.1
-
103
-
-
84886447961
-
CMOS Devices Below 0.1 μm: How High Will Performance Go?
-
Dec.
-
Y. Taur and T. Ning, "CMOS Devices Below 0.1 μm: How High Will Performance Go?" IEDM Tech. Digest, pp. 215-218, Dec. 1997.
-
(1997)
IEDM Tech. Digest
, pp. 215-218
-
-
Taur, Y.1
Ning, T.2
-
104
-
-
0028747841
-
On Universality of Inversion-Layer Mobility in Si MOSFET's: Part I-Effects of Substrate Impurity Concentration
-
December
-
S. Takagi et al, "On Universality of Inversion-Layer Mobility in Si MOSFET's: Part I-Effects of Substrate Impurity Concentration," IEEE Trans. on Elec. Devices, 41, 2357-2362 (December 1994).
-
(1994)
IEEE Trans. on Elec. Devices
, vol.41
, pp. 2357-2362
-
-
Takagi, S.1
-
105
-
-
0034453428
-
Gate Length Scaling and Threshold Voltage Control of Double-Gate MOSFETs
-
Dec.
-
L. Chang et al., "Gate Length Scaling and Threshold Voltage Control of Double-Gate MOSFETs," IEDM Tech. Digest, pp. 719-722, Dec. 2000.
-
(2000)
IEDM Tech. Digest
, pp. 719-722
-
-
Chang, L.1
-
106
-
-
0034453372
-
50-nm Vertical Sidewall transistors With High Channel Doping Concentrations
-
Dec.
-
T. Schultz et al., 50-nm Vertical Sidewall transistors With High Channel Doping Concentrations," IEDM Tech. Digest, pp.61-64, Dec. 2000.
-
(2000)
IEDM Tech. Digest
, pp. 61-64
-
-
Schultz, T.1
-
109
-
-
0035717886
-
Examination of Design and Manufacturing Issues in a 10 nm Double Gate MOSFET Usng Nonequilibrium Green's Function Simulation
-
Dec.
-
Z. Ren et al., "Examination of Design and Manufacturing Issues in a 10 nm Double Gate MOSFET Usng Nonequilibrium Green's Function Simulation," IEDM Tech. Digest, pp. 107-110, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 107-110
-
-
Ren, Z.1
-
111
-
-
18344401509
-
A 50nm Depicted-Substrate CMOS Transistor (DST)
-
Dec.
-
R. Chau et al., "A 50nm Depicted-Substrate CMOS Transistor (DST)," IEDM Tech. Digest, pp. 621-624, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 621-624
-
-
Chau, R.1
-
112
-
-
0034784827
-
Ultra-Thin Body PMOSFETs with Selectively Deposited Ge Source/Drain
-
June
-
Y-K. Choi et al., "Ultra-Thin Body PMOSFETs with Selectively Deposited Ge Source/Drain," VLSI Symposium Dig Of Tech. Papers, pp.19-20, June 2001.
-
(2001)
VLSI Symposium Dig of Tech. Papers
, pp. 19-20
-
-
Choi, Y.-K.1
-
114
-
-
85056911965
-
Monte Carlo Simulation of a 30 nm Dual-Gate MOSFET: How Short Can Si go?
-
Dec.
-
D. T. Frank et al., "Monte Carlo Simulation of a 30 nm Dual-Gate MOSFET: How Short Can Si go?", IEDM Tech. Digest, pp. 553-556, Dec. 1992.
-
(1992)
IEDM Tech. Digest
, pp. 553-556
-
-
Frank, D.T.1
-
117
-
-
0035714801
-
FD/DG-SOI MOSFET-a Viable Approach to Overcoming the Device Scaling Limit
-
Dec.
-
D. Hisamoto, "FD/DG-SOI MOSFET-a Viable Approach to Overcoming the Device Scaling Limit," IEDM Tech. Digest, pp.429-432, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 429-432
-
-
Hisamoto, D.1
-
120
-
-
0034454104
-
Novel Silicon Epitaxy for Advanced MOSFET Devices
-
Dec.
-
G. W. Neudeck et al, "Novel Silicon Epitaxy for Advanced MOSFET Devices," IEDM Tech. Digest, pp. 169-172, Dec. 2000.
-
(2000)
IEDM Tech. Digest
, pp. 169-172
-
-
Neudeck, G.W.1
-
121
-
-
0035714368
-
Triple-Self-Aligned, Planar Double-Gate MOSFETs: Devices and Circuits
-
Dec.
-
K. W. Guarini et al., 'Triple-Self-Aligned, Planar Double-Gate MOSFETs: Devices and Circuits, IEDM Tech. Digest, pp. 425-428, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 425-428
-
-
Guarini, K.W.1
-
122
-
-
0024178927
-
On Universality of Inversion-Layer Mobility in n- and p-Channel MOSFETs
-
Dec.
-
S. Takagi et al., "On Universality of Inversion-Layer Mobility in n- and p-Channel MOSFETs, IEDM Tech. Digest, pp. 398-401, Dec. 1988.
-
(1988)
IEDM Tech. Digest
, pp. 398-401
-
-
Takagi, S.1
-
124
-
-
0034453443
-
50 nm Vertical Replacement-Gate pMOSFETs
-
Dec.
-
S-H. Oh et al., "50 nm Vertical Replacement-Gate pMOSFETs," IEDM Tech. Digest, pp.65-68, Dec. 2000.
-
(2000)
IEDM Tech. Digest
, pp. 65-68
-
-
Oh, S.-H.1
-
126
-
-
0033329311
-
The Vertical Replacement Gate (VRG) MOSFET: A 50-nm Vertical MOSFET with Lithography-Independent Gate Length
-
Dec.
-
J. M. Hergenrother et al., "The Vertical Replacement Gate (VRG) MOSFET: a 50-nm Vertical MOSFET with Lithography-Independent Gate Length," IEDM Tech. Digest, pp.75-78, Dec. 1999.
-
(1999)
IEDM Tech. Digest
, pp. 75-78
-
-
Hergenrother, J.M.1
-
129
-
-
0035717948
-
Sub-20nm CMOS FinFET Technologies
-
Dec.
-
Y-K Choi et al., "Sub-20nm CMOS FinFET Technologies," IEDM Tech. Digest, pp. 421-424, Dec.2001.
-
(2001)
IEDM Tech. Digest
, pp. 421-424
-
-
Choi, Y.-K.1
-
130
-
-
0035714369
-
High-Performance Symmetric-Gate and CMOS-Compatible Vt Assymetric-Gate FinFET Devices
-
Dec.
-
J. Kedzierski et al., "High-Performance Symmetric-Gate and CMOS-Compatible Vt Assymetric-Gate FinFET Devices," IEDM Tech. Digest, pp. 437-440, Dec.2001.
-
(2001)
IEDM Tech. Digest
, pp. 437-440
-
-
Kedzierski, J.1
-
131
-
-
29044440093
-
FinFET - A Self-Aligned Double-Gate MOSFET Scalable to 20 nm
-
D. Hisamoto et al., "FinFET - A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," IEEE Trans. on Electron Devices, 47, pp. 2320-2325 (2000).
-
(2000)
IEEE Trans. on Electron Devices
, vol.47
, pp. 2320-2325
-
-
Hisamoto, D.1
-
132
-
-
0033329310
-
Sub 50-nm FinFET: PMOS
-
Dec.
-
X. Huang et al., "Sub 50-nm FinFET: PMOS," IEDM Tech. Digest, pp. 67- 70, Dec. 1999.
-
(1999)
IEDM Tech. Digest
, pp. 67-70
-
-
Huang, X.1
|