Approximate computing: An emerging paradigm for energy-efficient design

Proceedings - 2013 18th IEEE European Test Symposium, ETS 2013

Volumn , Issue , 2013, Pages

  Han, Jie ^a   Orshansky, Michael ^b  

^a UNIVERSITY OF ALBERTA   (Canada)

^b The University of Texas at Austin   (United States)

Author keywords

adder; approximate computing; low energy design; multiplier; probabilistic computing; stochastic computation

Indexed keywords

APPROXIMATE COMPUTING; LOW-ENERGY DESIGN; MULTIPLIER; PROBABILISTIC COMPUTING; STOCHASTIC COMPUTATIONS;

ADDERS;

ENERGY EFFICIENCY;

EID: 84883335440     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ETS.2013.6569370     Document Type: Conference Paper

References (65)

1. R. Venkatesan, A. Agarwal, K. Roy, and A. Raghunathan, MACACO: Modeling and analysis of circuits for approximate computing, in Proc. ICCAD, pp. 667-673, November 2011.
2. H. Esmaeilzadeh, A. Sampson, L. Ceze and D. Burger, Architecture support for disciplined approximate programming, in Proc. Intl. Conf. Architectural Support for Programming Languages and Operating Systems, pp. 301-312, 2012.
3. V. Gupta, D. Mohapatra, A. Raghunathan and K. Roy, Low-Power Digital Signal Processing Using Approximate Adders, IEEE Trans. CAD of Integrated Circuits and Systems, 32(1), pp. 124-137, 2013.
4. W.J. Poppelbaump, C. Afuso and J.W. Esch, Stochastic computing elements and systems, Proc. Fall Joint Comp. Conf., pp. 631-644, 1967.
5. B.R. Gaines, Stochastic computing systems, Advances in Information Systems Science, vol. 2, pp. 37-172, 1969.
6. J. von Neumann, Probabilistic logics and the synthesis of reliable organisms from unreliable components, Automata Studies, Shannon C.E. & McCarthy J., eds., Princeton University Press, pp. 43-98, 1956.
7. J. Han, J. Gao, Y. Qi, P. Jonker, J.A.B. Fortes. Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics, IEEE Design and Test of Computers, vol. 22, no. 4, pp. 328-339, July/August 2005.
8. B. Brown and H. Card, Stochastic neural computation I: Computational elements, IEEE Trans. Computers, vol. 50, pp. 891-905, Sept. 2001.
9. C. Winstead, V.C. Gaudet, A. Rapley and C.B. Schlegel, Stochastic iterative decoders, Proc. Intl. Symp. Info. Theory, pp. 1116-1120, 2005.
10. S.S. Tehrani, S. Mannor and W.J. Gross, Fully parallel stochastic LDPC decoders, IEEE Trans. Signal Processing, vol. 56, no. 11, pp. 5692-5703, 2008.
11. W. Qian, X. Li, M.D. Riedel, K. Bazargan and D.J. Lilja, An architecture for fault-tolerant computation with stochastic logic, IEEE Trans. Computers, vol. 60, pp. 93-105, Jan. 2011.
12. A. Alaghi and J.P. Hayes. A spectral transform approach to stochastic circuits, in Proc. ICCD, pp. 315-321, 2012.
13. P. Li, D. Lilja, W. Qian, M. Riedel and K. Bazargan, Logical computation on stochastic bit streams with linear finite state machines. IEEE Trans. Computers, in press.
14. J. Han, H. Chen, J. Liang, P. Zhu, Z. Yang and F. Lombardi, A stochastic computational approach for accurate and efficient reliability evaluation, IEEE Trans. Computers, in press.
15. H. Aliee and H.R. Zarandi, A fast and accurate fault tree analysis based on stochastic logic implemented on field-programmable gate arrays, IEEE Trans. Reliability, vol. 62, pp. 13-22, Mar. 2013.
16. N. Shanbhag, R. Abdallah, R. Kumar and D. Jones, Stochastic computation, in Proc. DAC, pp. 859-864, 2010.
17. J. Sartori, J. Sloan and R. Kumar, Stochastic computing: embracing errors in architecture and design of processors and applications, in Proc. 14th IEEE Intl. Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES), pp. 135-144, 2011.
18. H. Cho, L. Leem, and S. Mitra, ERSA: Error resilient system architecture for probabilistic applications, IEEE Trans. CAD of Integrated Circuits and Systems, vol. 31, no. 4, pp. 546-558, 2012.
19. A. Alaghi and J.P. Hayes, Survey of stochastic computing, ACM Trans. Embedded Computing Systems, 2012.
20. S. Cheemalavagu, P. Korkmaz, K.V. Palem, B.E.S. Akgul and L.N. Chakrapani, A probabilistic CMOS switch and its realization by exploiting noise, in Proc. IFIP-VLSI SoC, pp. 452-457, Oct. 2005.
21. J. George, B. Marr, B.E.S. Akgul, and K.V. Palem, Probabilistic arithmetic and energy efficient embedded signal processing, in Proc. Intl. Conf. on Compilers, architecture and synthesis for embedded systems (CASES), pp. 158-168, 2006.
22. K. Palem and A. Lingamneni, What to do about the end of Moore's law, probably! In Proc. DAC, pp. 924-929, 2012.
23. Z. Yang, A. Jain, J. Liang, J. Han and F. Lombardi, Approximate XOR/XNOR-based adders for inexact computing, submitted to IEEE Conf. on Nanotechnology, 2013.
24. H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie, C. Lucas, Bio-inspired imprecise computational blocks for efficient vlsi implementation of softcomputing applications, IEEE Trans. Circuits and Systems I: Regular Papers, vol. 57, no. 4, pp. 850-862, April 2010.
25. S.-L. Lu, Speeding up processing with approximation circuits, Computer, vol. 37, no. 3, pp. 67-73, 2004.
26. A.K. Verma, P. Brisk and P. Ienne, Variable latency speculative addition: A new paradigm for arithmetic circuit design, in Proc. DATE, pp. 1250-1255, 2008.
27. N. Zhu, W.L. Goh and K.S. Yeo, An enhanced low-power high-speed adder for error-tolerant application, in Proc. ISIC'09, pp. 69-72, 2009.
28. N. Zhu, W.L. Goh, W.Zhang, K.S. Yeo and Z.H. Kong, Design of lowpower high-speed truncation-error-tolerant adder and its application in digital signal processing, IEEE Trans. VLSI Systems, 18 (8): 1225-1229, August 2010.
29. N. Zhu, W.L. Goh, G. Wang and K.S. Yeo, Enhanced low-power highspeed adder for error-tolerant application, in Proc. IEEE Intl. SoC Design Conf., pp. 323-327, 2010.
30. N. Zhu, W.L. Goh and K.S. Yeo, Ultra low-power high-speed flexible probabilistic adder for error-tolerant applications, in Proc. Intl. SoC Design Conf., pp. 393-396, 2011.
31. K. Du, P. Varman and K. Mohanram, High performance reliable variable latency carry select addition, in Proc. DATE, pp. 1257-1262, 2012.
32. A.B. Kahng and S. Kang, Accuracy-configurable adder for approximate arithmetic designs, in Proc. DAC, pp. 820-825, 2012.
33. J. Miao, K. He, A. Gerstlauer and M. Orshansky Modeling and synthesis of quality-energy optimal approximate adders, in Proc. ICCAD, pp. 728, 2012.
34. J. Huang, J. Lach, and G. Robins, A methodology for energy-quality tradeoff using imprecise hardware, in Proc. DAC, pp. 504-509, 2012.
35. K. Y. Kyaw, W. L. Goh and K. S. Yeo, Low power high-speed multiplier for error-tolerant application, in Proc. IEEE Intl. Conf. of Electron Devices and Solid-State Circuits (EDSSC), pp. 1-4, 2010.
36. P Kulkarni, P Gupta and M Ercegovac, Trading accuracy for power with an underdesigned multiplier architecture, in Proc. 24th Intl. Conf. on VLSI Design, pp. 346-351, January 2011.
37. C. Liu, J. Han and F. Lombardi, A high-performance and efficient design of approximate multipliers, technical report, Univ. of Alberta.
38. M.R. Choudhury and Kartik Mohanram, Approximate logic circuits for low overhead, non-intrusive concurrent error detection, in Proc. DATE, pp. 903-908, 2008.
39. D. Shin and S.K. Gupta, Approximate logic synthesis for error tolerant applications, in Proc. DATE, pp. 957-960, 2010.
40. D. Shin and S.K. Gupta, A new circuit simplification method for error tolerant applications, in Proc. DATE, pp. 1-6, 2011.
41. S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy and A. Raghunathan, SALSA: systematic logic synthesis of approximate circuits, in Proc. DAC, pp. 796-801, 2012.
42. M.A. Breuer, Intelligible test techniques to support error-tolerance, in Proc. IEEE Asian Test Symposium, pp. 386-393, 2004.
43. I. Chong, H. Cheong, and Antonio Ortega, New quality metric for multimedia compression using faulty hardware, in Int'l Workshop on Video Processing and Quality Metrics for Consumer Electronics, 2006.
44. J. Liang, J. Han, F. Lombardi, New metrics for the reliability of approximate and probabilistic adders, IEEE Trans. Computers, in press.
45. J. Huang and J. Lach, Exploring the fidelity-efficiency design space using imprecise arithmetic, in Proc. ASPDAC, pp. 579-584, 2011.
46. M.S.K. Lau, K.V. Ling, Y.C. Chu and A. Bhanu, A general mathematical model of probabilistic ripple-carry adders, in Proc. DATE, pp. 1100-1105, 2010.
47. J. Kim and S. Tiwari, Inexact computing for ultra low-power nanometer digital circuit design, in IEEE/ACM Intl. Symp. on Nanoscale Architectures (NANOARCH), pp. 24-31, 2011.
48. Z.M. Kedem, V.J. Mooney, K.K. Muntimadugu and K.V. Palem, An approach to energy-error tradeoffs in approximate ripple carry adders, in Proc. 17th IEEE/ACM Intl. Symp. on Low-power electronics and design, pp. 211-216, 2011.
49. S.H. Nawab, A.V. Oppenheim, A.P. Chandrakasan, J.M. Winograd, J.T. Ludwig, Approximate signal processing, VLSI Signal Processing, 15:177-200, 1997.
50. J.T. Ludwig, S.H. Nawab and A. Chandrakasan, Low-power digital filtering using approximate processing, IEEE Journal of Solid-State Circuits, 31(3):395-400, 1996.
51. A. Sinha, A. Wang, and A.P. Chandrakasan, Algorithmic transforms for efficient energy scalable computation, Intl. Symp. on Low Power Electronics and Design (ISLPED), pp. 31-36, 2000.
52. A. Sinha and A. Chandrakasan, Energy aware software, Intl. Conf. on VLSI Design, pp. 50-55, 2000.
53. J. Goodman, A. Dancy, and A.P. Chandrakasan, An energy/security scalable encryption processor using an embedded variable voltage DC/DC converter, IEEE Journal of Solid-State Circuits, 33(11):1799-1809, 1998.
54. A. Sinha and A.P. Chandrakasan, Energy efficient filtering using adaptive precision and variable voltage, IEEE Intl. ASIC/SOC Conference, pp. 327-331, 1999.
55. V. Chippa, D. Mohapatra, A. Raghunathan, K. Roy, and S. Chakradhar, Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency, In Proc. DAC, pp. 555-560, 2010.
56. J. Park, J. Choi, and K. Roy, Dynamic bit-width adaptation in DCT: an approach to trade off image quality and computation energy, IEEE Trans. VLSI Systems, vol. 18, no. 5, pp. 787-793, May 2011.
57. R. Hegde and N.R. Shanbhag, Soft digital signal processing, IEEE Trans. VLSI Systems (TVLSI), 9(6):813-823, December, 2001.
58. B. Shim and N.R. Shanbhag, Energy-efficient soft error-tolerant digital signal processing, IEEE Trans. VLSI Systems, 14(4):336-348, 2006.
59. B. Shim, S. Sridhara, and N. Shanbhag, Reliable low-power digital signal processing via reduced precision redundancy, IEEE Trans. VLSI Systems (TVLSI), 12(5): 497-510, 2004.
60. G. Varatkar and N. R. Shanbhag, Energy-efficient motion estimation using error tolerance, Intl. Symp. on Low Power Electronics and Design (ISLPED), pp.113-118, 2006.
61. D. Mohapatra, V.K. Chippa, A. Raghunathan, and K. Roy, Design of voltage-scalable meta-functions for approximate computing, Proc. DATE, pp.1-6, 2011.
62. D. Mohapatra, G. Karakonstantis, and K. Roy. 2009, Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator, in Proc. of ACM/IEEE Intl. Symp. on Low Power Electronics and Design (ISLPED), pp. 195-200, 2009.
63. K. He, A. Gerstlauer, and M. Orshansky, Controlled timing-error acceptance for low energy IDCT design, in Proc. DATE, pp. 1-6, 2011.
64. G. Karakonstantis, D. Mohapatra, K. Roy, System level DSP synthesis using voltage overscaling, unequal error protection & adaptive quality tuning, IEEE Workshop on Signal Processing Systems (SIPS), pp. 133-138, 2009.
65. N. Banerjee, G. Karakonstantis, and K. Roy, Process variation tolerant low power DCT architecture, in Proc. DATE, pp. 630-635, 2007.