Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 4, 2010, Pages 850-862

  Mahdiani, H R ^a,b   Ahmadi, A ^a   Fakhraie, S M ^a   Lucas, C ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

^b SHAHID BEHESHTI UNIVERSITY   (Iran)

Author keywords

Bio inspired; Face recognition; Fuzzy processor; Imprecise computational blocks; Neural networks; Very large scale integration

Indexed keywords

BIOMIMETICS; ENERGY EFFICIENCY; FACE RECOGNITION; FUZZY INFERENCE; NEURAL NETWORKS; SOFT COMPUTING; VLSI CIRCUITS;

BIO-INSPIRED; DIFFERENT STRUCTURE; DIGITAL HARDWARE; FUZZY PROCESSOR; IMPRECISE COMPUTATIONAL BLOCKS; NOVEL STRUCTURES; SOFT COMPUTING APPLICATIONS; VLSI IMPLEMENTATION;

MULTILAYER NEURAL NETWORKS;

EID: 77951023589     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2027626     Document Type: Article

References (46)

1. S. J. Ovaska, H. F. Van Landingham, and A. Kamiya, "Fusion of soft computing and hard computing in industrial applications: An overview," IEEE Trans. Syst., Man, Cybern. C, Appl. Rev., vol.32, no.2, pp. 72-79, May 2002. (Pubitemid 35289392)
2. L. A. Zadeh, "Soft computing and fuzzy logic," IEEE Software, vol.11, no.6, pp. 48-56, Nov. 1994.
3. M. Hamzeh, H. R. Mahdiani, A. Saghafi, S. M. Fakhraie, and C. Lucas, "Computationally efficient active rule detection method: Algorithm and architecture," Elsevier Fuzzy Sets Syst., vol.160, no.4, pp. 554-568, Feb. 2009.
4. S. M. Fakhraie and K. C. Smith, VLSI-Compatible Implementations for Artificial Neural Networks. Norwell, MA: Kluwer, 1997.
5. H. R. Mahdiani, A. Banaiyan, and S. M. Fakhraie, "Hardware implementation and comparison of new defuzzification techniques in fuzzy processors," in Proc. IEEE ISCAS, May 2006, pp. 4619-4622. (Pubitemid 47132585)
6. B. Choi and K. Tipnis, "New components for building fuzzy logic circuits," in Proc. Int. Conf. Fuzzy Syst. Knowledge Discovery, Aug. 2007, vol.2, pp. 586-590. (Pubitemid 351710813)
7. Q. Cao, M. H. Lim, J. H. Li, Y. S. Ong, and W. L. Ng, "A context switchable fuzzy inference chip," IEEE Trans. Fuzzy Syst., vol.14, no.4, pp. 552-567, Aug. 2006. (Pubitemid 44263560)
8. I. Del Campo, J. Echanobe, G. Bosque, and J. M. Tarela, "Efficient hardware/software implementation of an adaptive neuro-fuzzy system," IEEE Trans. Fuzzy Syst., vol.16, no.3, pp. 761-778, Jun. 2008.
9. S. G. Lee and J. D. Carpinelli, "VHDL implementation of very highspeed integer fuzzy controller," in IEEE Int. Conf. Systems, Man Cybern., Oct. 2005, vol.1, pp. 588-593.
10. A. Kandel and G. Langholz, Fuzzy Hardware: Architectures and Applications. New York: Springer, 1998.
11. G. Giustolisi, G. Palmisano, and G. Palumbo, "An efficient fuzzy controller architecture in SC technique," IEEE Trans. Circuits Syst. II, Anal. Digit. Signal Process., vol.49, no.3, pp. 208-218, Mar. 2002. (Pubitemid 35017357)
12. A. Rodriguez-Vazquez, R. Navas, M. Delgado-Restituto, and F. Vidal-Verdu, "A modular programmable CMOS analog fuzzy controller chip," IEEE Trans. Circuits Syst. II, Anal. Digit. Signal Process., vol.46, no.3, pp. 251-265, Mar. 1999.
13. K. Basterretxea, J. M. Tarela, I. Del Campo, and G. Bosque, "An experimental study on nonlinear function computation for neural/fuzzy hardware design," IEEE Trans. Neural Netw., vol.18, no.1, pp. 266-283, Jan. 2007. (Pubitemid 46062932)
14. Z. Xun, W. Peng, and J. Dongming, "VLSI architectures of domain adaptive fuzzy logic system," in Proc. Int. Conf. ASIC, Oct. 2005, vol.1, pp. 257-260.
15. P. Moerland and E. Fiesler, Handbook of Neural Computation: Neural Network Adaptations to Hardware Implementations. New York: Inst. of Physics/Oxford Univ. Press, 1997.
16. T. J. Koickal, A. Hamilton, S. L. Tan, J. A. Covington, J. W. Gardner, and T. C. Pearce, "Analog VLSI circuit implementation of an adaptive neuromorphic olfaction chip," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.1, pp. 60-73, Jan. 2007. (Pubitemid 46351019)
17. K. Basterretxea, J. M. Tarela, and I. Del Campo, "Approximation of sigmoid function and the derivative for hardware implementation of artificial neurons," in Proc. IEE Circuits, Devices, Syst., Feb. 2004, vol. 151, no. 1, pp. 18-24.
18. V. F. Koosh and R. M. Goodman, "Analog VLSI neural network with digital perturbative learning," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.49, no.5, pp. 359-368, May 2002.
19. R. S. Schneider and H. C. Card, "Analog hardware implementation issues in deterministic Boltzmann machines," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.45, no.3, pp. 352-360, Mar. 1998.
20. Y. L. Ju, I. M. Tsai, and S. Y. Kuo, "Quantum circuit design and analysis for database search applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.11, pp. 2552-2563, Nov. 2007.
21. H. Masahiko, T. Aoki, H. Morimitsu, and T. Higuchi, "Implementation of reaction-diffusion cellular automata," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol.49, no.1, pp. 10-16, Jan. 2002. (Pubitemid 34228682)
22. S. O'uchi, M. Fujishima, and K. Hoh, "An 8-qubit quantum-circuit processor," in Proc. IEEE ISCAS, May 2002, vol.5, pp. 209-212. (Pubitemid 34698587)
23. V. Beiu, S. Aunet, J. Nyathi, R. R. Rydberg, and W. Ibrahim, "Serial addition: Locally connected architectures," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.11, pp. 2564-2579, Nov. 2007.
24. R. A. Blum, J. D. Ross, E. A. Brown, and S. P. DeWeerth, "An integrated system for simultaneous, multichannel neuronal stimulation and recording," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.12, pp. 2608-2618, Dec. 2007.
25. E. W. Cheney and D. R. Kincaid, Numerical Mathematics and Computing, 6th ed. San Diego, CA: Brooks/Cole, 2008.
26. H. R. Mahdiani, "Optimization and hardware modeling of the DMT engine of an ADSL modem for ASIC implementation," M.Sc. thesis, Elect. Comp. Eng. Dept., Univ. Tehran, Tehran, Iran, 2001.
27. F. Frustaci, M. Lanuzza, P. Zicari, S. Perri, and P. Corsonello, "Designing high-speed adders in power-constrained environments," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.56, no.2, pp. 172-176, Feb. 2009.
28. J. F. Lin, Y. T. Hwang, M. H. Sheu, and C. C. Ho, "A novel highspeed and energy efficient 10-transistor full adder design," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.5, pp. 1050-1059, May 2007.
29. A. Tyagi, "A reduced-area scheme for carry-select adders," IEEE Trans. Comput., vol.42, no.10, pp. 1163-1170, Oct. 1993.
30. R. Zimmermann, "Binary adder architectures for cell-based VLSI and their synthesis," Ph.D. Thesis, Swiss Federal Institute of Technology, Zurich, 1997.
31. C. Nagendra, M. J. Irwin, and R. M. Owens, "Area-time-power tradeoffs in parallel adders," IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol.43, no.10, pp. 689-702, Oct. 1996.
32. K. H. Chen and Y. S. Chu, "A spurious-power suppression technique for multimedia/DSP applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.56, no.1, pp. 132-143, Jan. 2009.
33. R. A. Patel, M. Benaissa, N. Powell, and S. Boussakta, "Novel power-delay-area-efficient approach to generic modular addition," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.6, pp. 1279-1292, Jun. 2007. (Pubitemid 46971533)
34. J. M. Rabaey, A. Chandraksan, and B. Nikolic, Digital Integrated Circuits, A Design Perspective. Englewood Cliffs, NJ: Prentice Hall, 2003, pp. 591-594.
35. N. H. E.Weste and D. Harris, CMOS VLSI Design, A Circuits and Systems Perspective, 3rd ed. Englewood Cliffs, NJ: Prentice Hall, 2004, pp. 693-696.
36. H. Chang-Young, P. Hyoung-Joon, and K. Lee-Sup, "A low-power array multiplier using separated multiplication technique," IEEE Trans. Circuits Syst. II, Analog. Digit. Signal Process., vol.48, no.9, pp. 866-871, Sep. 2001.
37. H. J. Ko and W. S. Yu, "Finite wordlength effects analysis of a digital neural adaptive tracking controller for a class of nonlinear dynamical systems," in Proc. Int. Joint Conf. Neural Networks, May 2002, vol.3, pp. 2466-2469.
38. T. Mitchell, Machine Learning. New York: McGraw Hill, 1997 [Online]. Available: www.cs.cmu.edu/afs/cs.cmu.edu/user/mitchell/ ftp/faces.html, Ch. 4, Companion.
39. D. Menard, R. Rocher, and O. Sentieys, "Analytical fixed-point accuracy evaluation in linear time-invariant systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.10, pp. 3197-3208, Nov. 2008.
40. S. Yoshizawa and Y. Miyanaga, "Use of a variable wordlength technique in an OFDM receiver to reduce energy dissipation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.9, pp. 2848-2859, Oct. 2008.
41. A. Dastgheib and B. Murmann, "Calculation of total integrated noise in analog circuits," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.10, pp. 2988-2993, Nov. 2008.
42. R. O. Duda, P. Hart, and D. Stork, Pattern Classification, 2nd ed. New York: Wiley, 2001.
43. S. Roychowdhury and W. Pedrycz, "A survey of defuzzification strategies," Int. J. Intell. Syst., vol.16, pp. 679-695, 2001.
44. E. Van Broekhoven and B. De Baets, "A comparison of three methods for computing the center of gravity defuzzification," in IEEE Int. Conf. Fuzzy Syst., Jul. 2004, vol. 3, no. 1, pp. 1537-1542.
45. A. Patel and B. Mohan, "Some numerical aspects of center of area defuzzification method," Fuzzy Sets and Syst., vol.132, pp. 401-409, 2002. (Pubitemid 35264410)
46. A. Banaiyan, H. R. Mahdiani, and S. M. Fakhraie, "Cost-performance co-analysis in VLSI implementation of existing and new defuzzification methods," in Proc. Int. Conf. Comput. Intell. Modeling, Contr. Automat., Nov. 2005, vol.1, pp. 828-833.