Speeding up processing with approximation circuits

Computer

Volumn 37, Issue 3, 2004, Pages 67-73

  Lu, Shih Lien ^a  

^a IHML ^*

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; APPROXIMATION THEORY; ASYMPTOTIC STABILITY; BOOLEAN FUNCTIONS; CALCULATIONS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; LOGIC DESIGN; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS;

APPROXIMATION CIRCUIT; DYNAMIC SCHEDULING TECHNIQUE; INSTRUCTION LEVEL PARALLELISM; SUPERSCALAR PROCESSOR;

LOGIC CIRCUITS;

EID: 1842425446     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2004.1274006     Document Type: Article

References (8)

1. J.E. Smith and G.S. Sohi, "The Microarchitecture of Superscalar Processors," Proc. IEEE, vol. 83, no. 12, 1995, pp. 1609-1624.
2. S. Palacharla et al., "Complexity-Effective Superscalar Processors," Proc. 24th ACM/IEEE Int'l Symp. Computer Architecture, IEEE Press, 1997, pp. 206-218.
3. P.G. Emma and E.S. Davidson, "Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline Performance," IEEE Trans. Computers, vol. 36, no. 7, 1987, pp. 859-876.
4. M.H. Lipasti and J.P. Shen, "Exceeding the Dataflow Limit via Value Prediction," Proc. 29th IEEE/ACM Int'l Symp. Microarchitecture, IEEE Press, 1996, pp. 226-237.
5. D.C. Burger and T.M. Austin, "The SimpleScalar Tool Set, v. 2.0," tech. report 1342, Computer Science Dept., Univ. of Wisconsin, Madison, 1997.
6. T. Liu and S-L. Lu, "Performance Improvement with Circuit-Level Speculation," Proc. 33rd ACM/IEEE Int'l Symp. Microarchitecture, IEEE Press, 2000, pp. 348-355.
7. S. Komori et al., "An Elastic Pipeline Mechanism by Self-Timed Circuits," IEEE J. Solid-State Circuits, vol. 23, no. 1, 1988, pp. 111-117.
8. I.E. Sutherland, "Micropipelines," Comm. ACM, vol. 32, no. 6, 1989, pp. 720-738.