A general mathematical model of probabilistic ripple-carry adders

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1100-1105

  Lau, Mark S K ^a   Ling, Keck Voon ^a   Chu, Yun Ng ^a   Bhanu, Arun ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; ENERGY CONSERVATION; SPICE;

CIRCUIT OPERATION; COMPUTING DEVICES; FUTURE GENERATIONS; HSPICE SIMULATIONS; REASONABLE ACCURACY; RECURSIVE EQUATIONS; RIPPLE CARRY ADDERS; SYSTEMATIC DESIGNS;

ADDITIVE NOISE;

EID: 77953116122     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5456973     Document Type: Conference Paper

References (13)

1. K. V. Palem, "Energy aware algorithm design via probabilistic computing: From algorithms and models to Moore's law and novel (semiconductor) devices," in Proceedings of the 2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, 2003, pp. 113-116.
2. -, "Energy aware computing through probabilistic switching: A study of limits," IEEE Transactions on Computers, vol. 54, no. 9, pp. 1123-1137, 2005.
3. P. Korkmaz, B. E. S. Akgul, and K. V. Palem, "Energy, performance, and probability tradeoffs for energy-efficient probabilistic CMOS circuits," IEEE Transactions on Circuits and Systems I, vol. 55, no. 8, pp. 2249-2262, September 2008.
4. E. Jonietz, "Probabilistic chips," Technology Review, vol. 111, no. 2, pp. 65-67, 2008.
5. J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, "Probabilistic arithmetic and energy efficient embedded signal processing," in Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, 2006, pp. 158-168.
6. L. N. Chakrapani, K. K. Muntimadugu, A. Lingamneni, J. George, and K. V. Palem, "Highly energy and performance efficient embedded computing through approximately correct arithmetic: A mathematical foundation and preliminary experimental validation," in Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, 2008, pp. 187-196.
7. S. Krishnaswamy, G. F. Viamontes, I. L. Markov, and J. P. Hayes, "Accurate reliability evaluation and enhancement via probabilistic transfer matrices," in Proceedings of the Design, Automation and Test in Europe, vol. 1, 2005, pp. 282-287.
8. N. Mohyuddin, E. Pakbaznia, and M. Pedram, "Probabilistic error propagation in a logic circuit using the boolean difference calculus," in Proceedings of International Conference on Computer Design, 2008, pp. 7-13.
9. M. S. K. Lau, K. V. Ling, Y. C. Chu, and A. Bhanu, "Modeling of probabilistic ripple-carry adders," in Proceedings of the 5th IEEE International Symposium on Electronic Design, Test & Applications, 2009.
10. S. Ross, A First Course in Probability. Prentice Hall, 1998.
11. L. B. Kish, "End of Moore's law: Thermal (noise) death of integration in micro and nano electronics," Physics Letters A, vol. 305, no. 3-4, pp. 144-149, 2002.
12. J. M. Rabaey, A. Chandrakasan, and B. Nikolić, Digital Integrated Circuits: A Design Perspective, 3rd ed. Prentice Hall, 2003.
13. A. Bhanu, M. S. K. Lau, K. V. Ling, V. J. Mooney III, and A. Singh, "A more preceise model of noise based CMOS errors," in Proceedings of the 5th IEEE International Symposium on Electronic Design, Test & Applications, 2010.