Modeling and synthesis of quality-energy optimal approximate adders

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2012, Pages 728-735

  Miao, Jin ^a   He, Ku ^a   Gerstlauer, Andreas ^a   Orshansky, Michael ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUDGET CONTROL; COMPUTATION THEORY; COMPUTER CIRCUITS; ECONOMIC AND SOCIAL EFFECTS; ENERGY CONSERVATION; ERRORS; IMAGE PROCESSING; LOGIC SYNTHESIS; PARETO PRINCIPLE; SIGNAL TO NOISE RATIO;

APPROXIMATE ADDITION; APPROXIMATE COMPUTATION; APPROXIMATION ERRORS; ERROR DISTRIBUTIONS; IMAGE PROCESSING ALGORITHM; QUADRATIC SIGNALS; SIGNAL PROCESSING APPLICATIONS; SYNTHESIS PROBLEMS;

ADDERS;

EID: 84872352510     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2429384.2429542     Document Type: Conference Paper

References (15)

1. V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy. IMPACT: imprecise adders for low-power approximate computing. In ISLPED, 2011.
2. R. Hedge and N. R. Shanbhag. Soft digital signal processing. TVLSI, 9(6), 2000.
3. Z. Kedem, V. Mooney, K. Muntimadugu, and K. Palem. An approach to energy-error tradeoffs in approximate ripple carry adders. In ISLPED, 2011.
4. D. R. Kelly and B. J. Phillips. Arithmetic data value speculation. In ACSAC, 2005.
5. F. Kurdahi, A. Eltawil, K. Yi, S. Cheng, and A. Khajeh. Low-power multimedia system design by aggressive voltage scaling. TVLSI, 18(5), 2010.
6. A. Lingamneni, C. Enz, J.-L. Nagel, K. Palem, and C. Piguet. Energy parsimonious circuit design through probabilistic pruning. In DATE, 2011
7. S.-L. Lu. Speeding up processing with approximation circuits. Computer, 37(3), 2004.
8. P. McGeer, J. Sanghavi, R. Brayton, and A. Vincentelli. Espresso-signature: A new exact minimizer for logic functions. In DAC, 1993.
9. S. H. Nawab, A. V. Oppenheim, A. P. Chandrakasan, J. M. Winograd, and J. T. Ludwig. Approximate signal processing. VLSI Signal Processing, 15, 1997.
10. A. Sinha and A. P. Chandrakasan. Energy efficient filtering using adaptive precision and variable voltage. ASIC SOC Conference, 1999.
11. A. K. Verma, P. Brisk, and P. Ienne. Variable latency speculative addition: a new paradigm for arithmetic circuit design. In DATE, 2008.
12. L. Wang and N. R. Shanbhag. Low-power filtering via adaptive error-cancellation. IEEE Transactions on Acoustics, Speech, and Signal Processing, 51(2), 2003.
13. T. Xanthopoulos and A. Chandrakasan. A low-power dct core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantization. J. Solid-State Circuits, 35(5), 2000.
14. N. Zhu, W. L. Goh, G. Wang, and K. S. Yeo. Enhanced low-power high-speed adder for error-tolerant application. In ISOCC, 2010.
15. N. Zhu, W. L. Goh, W. Zhang, K. S. Yeo, and Z. H. Kong. Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. TVLSI, 18(8), 2010.