Exploring the fidelity-efficiency design space using imprecise arithmetic

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2011, Pages 579-584

  Huang, Jiawei ^a   Lach, John ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDER DESIGN; CIRCUIT COMPONENTS; CIRCUIT DESIGN TECHNIQUES; CORDIC ALGORITHMS; DESIGN SPACE EXPLORATION; DESIGN SPACES; ENERGY BENEFITS; ERROR CHARACTERISTICS; ERROR TOLERANT; GENERAL METHODOLOGIES;

ALGORITHMS; COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT MANUFACTURE; SPACE RESEARCH;

ADDERS;

EID: 79952964437     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2011.5722256     Document Type: Conference Paper

References (16)

1. J. Huang, J. Lach, "ColSpace: Towards algorithm/implementation co-optimization," ICCD, 404-411, 2009.
2. S. Narqayanan, J. Satori, R. Kumar, D.L. Jones, "Scalable stochastic processors," DATE, 335-338, 2010.
3. N. Zhu, W.L. Goh, K.S. Yeo, "An enhanced low-power high-speed adder for error tolerant application," ISIC, 69-72, 2009.
4. A. K. Verma, P. Brisk, P. Ienne, "Variable latency speculative addition: A new paradigm for arithmetic circuit design," DATE, 1250-1255, 2008.
5. R. E. Moore, Interval Analysis, Prentice-Hall, 1966
6. L. H. de Figueiredo and J. Stolfi, "Self-Validated Numerical Methods and Applications," Brazilian Mathematics Colloquium monograph, IMPA, Rio de Janeiro, Brazil, July 1997
7. A. Abdelgawad, S. Abdelhak, S. Ghosh, M. Bayoumi, "A low-power multiplication algorithm for signal processing in wireless sensor networks," IMSCAS, 695-698, 2009.
8. G. Karakonstantis, N. Banerjee, K. Roy, C. Chakrabarti, "Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering," ICCAD, 199-204, 2007.
9. J. Bau, R. Hankins, Q. Jacobson, S. Mitra, B. Saha, A. Adl-Tabatabai, "Error resilient system architecture (ERSA) for probabilistic applications," DATE, 1560-1565, 2010.
10. D. Ernst, et al. "Razor: Circuit-level correction of timing errors for low-power operation," IEEE Micro, 24(6):10-20, Nov. 2004.
11. D. Markovic, V. Stojanovic, B. Nikolic, M.A. Horowitz, R.W. Brodersen, "Methods for true energy-performance optimization," IEEE JSSC, 39(8):1282-1292, Aug. 2004.
12. Z. Qi, M. Ziegler, S.V. Kosonocky, J.M. Rabaey, M.R. Stan, "Multi-dimensional circuit and micro-architecture level optimization," ISQED, 275-280, 2007.
13. J.S. Walther, "A unified algorithm for elementary functions," AFIPS SJCC, 379-385, 1971.
14. http://www.opencores.org/projects.cgi/web/cordic/overview
15. http://www.aoki.ecei.tohoku.ac.jp/arith/mg/index.html
16. Z. Qi, A.C. Cabe, R.T. Jones, M.R. Stan, "CORDIC implementation with parameterizable ASIC/SoC flow," IEEE SoutheastCon, 13-16, 2010.