A methodology for energy-quality tradeoff using imprecise hardware

Proceedings - Design Automation Conference

Volumn , Issue , 2012, Pages 504-509

  Huang, Jiawei ^a   Lach, John ^b   Robins, Gabriel ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

^b University of Virginia   (United States)

Author keywords

energy quality tradeoff; imprecise hardware; static error estimation

Indexed keywords

COMPUTATIONAL KERNELS; ENERGY MINIMIZATION; ENERGY-QUALITY TRADEOFF; ESTIMATION TECHNIQUES; HELLINGER DISTANCE; K-MEANS CLUSTERING; L2-NORM; OUTPUT QUALITY; REDUCING ENERGY CONSUMPTION; SIMULATED ERROR; SIMULATION COMPLEXITY; STRUCTURAL PARAMETER; SVM CLASSIFICATION; VOLTAGE OVERSCALING;

COMPUTER AIDED DESIGN; ESTIMATION; HARDWARE;

COMMERCE;

EID: 84863551520     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2228360.2228450     Document Type: Conference Paper

References (18)

1. Shim, B., Sridhara, S., Shanbhag, N. 2004, Reliable low-power digital signal processing via reduced precision redundancy, IEEE Transactions on VLSI Systems, 12(5):497-510.
2. Mohapatra, D., Karakonstantis, G., Roy, K. 2009, Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator, ISLPED, pp. 195-200.
3. Mohapatra, D., Chippa, V.K., Raghunathan, A., Roy, K. 2011, Design of voltage-scalable meta-functions for approximate computing, DATE, pp. 1-6.
4. Kahng, A., Kang, S., Kumar, R., Sartori, J. 2010, Slack redistribution for graceful degradation under voltage overscaling, ASP-DAC, pp. 825-831.
5. Verma, A.K., Brisk, P., Ienne, P. 2008, Variable latency speculative addition: A new paradigm for arithmetic circuit design, DATE, pp. 1250-1255.
6. Huang, J., Lach, J. 2011, Exploring the fidelity-efficiency design space using imprecise arithmetic, ASP-DAC, pp.579-584.
7. Zhu, N., Goh, W.L., Yeo, K.S. 2009, An enhanced lowpower high-speed adder for error tolerant application, ISIC, pp. 69-72.
8. Ercegovac, M.D., Lang, T. 2004, Digital Arithmetic. Morgan Kaufmann Publishers.
9. Wallace, C.S. 1964, A suggestion for fast multipliers. IEEE Trans. Electron. Comput. EC-13(1):14-17.
10. Moore, R.E. 1966, Interval Analysis, Prentice-Hall.
11. Huang, J., Lach, J., Robins G. 2011, Analytic error modeling for imprecise arithmetic circuits, SELSE.
12. Nikulin, M.S. 2001, Hellinger distance, Encyclopaedia of Mathematics, Springer, ISBN 978-1556080104.
13. Matsumoto, M., Nishimura, T. 1998, Mersenne twister: a 623-dimensionally equidistributed uniform pseudo-random number generator, ACM Transactions on Modeling and Computer Simulation, 8(1):3-30.
14. http://www.aoki.ecei.tohoku.ac.jp/arith/mg/index.html
15. http://savannah.nongnu.org/projects/libaffa
16. Ray, N., Acton, S.T. 2004, Motion gradient vector flow: an external force for tracking rolling leukocytes with shape and size constrained active contours, IEEE Transactions on Medical Imaging, 23(12):1466-1478.
17. Che, S., Boyer, M., Meng, J., Tarjan, D., Sheaffer, J.W., Lee, S.-H., Skadron, K. 2009, Rodinia: A benchmark suite for heterogeneous computing, IISWC, pp. 44-54.
18. Chang, C., Lin, C. 2011, LIBSVM: a library for support vector machines, ACM Transactions on Intelligent Systems and Technology, 2(1)27:1-27:27.