MACACO: Modeling and analysis of circuits for approximate computing

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2011, Pages 667-673

  Venkatesan, Rangharajan ^a   Agarwal, Amit ^a   Roy, Kaushik ^a   Raghunathan, Anand ^a  

^a Purdue University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYSIS TECHNIQUES; AVERAGE-CASE; BUILDING BLOCKES; CLOCK PERIOD; COMPUTING SYSTEM; DATA PATHS; ERROR DISTRIBUTIONS; ERROR PROBABILITIES; FUNCTIONAL APPROXIMATION; INPUT SEQUENCE; LOGIC COMPLEXITY; MODELING AND ANALYSIS; MONTE CARLO SIMULATION; SAT SOLVERS; STATISTICAL TECHNIQUES; SYSTEMATIC METHODOLOGY; WORST-CASE ERRORS;

COMPUTER AIDED ANALYSIS; COMPUTER AIDED DESIGN; EQUIVALENCE CLASSES; PROBABILITY DISTRIBUTIONS;

ELECTRIC NETWORK ANALYSIS;

EID: 84855774743     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2011.6105401     Document Type: Conference Paper

References (28)

1. M. Breuer, "Hardware that produces bounded rather than exact results," in DAC, 2010, pp. 871-876.
2. N. Shanbhag, R. Abdallah, R. Kumar, and D. L. Jones, "Stochastic computation," in DAC, 2010, pp. 859-864.
3. S. Chakradhar and A.Raghunathan, "Best-effort computing: re-thinking parallel software and hardware," in DAC, 2010, pp. 865-870.
4. R. Bryant and Y. Chen, "Verification of Arithmetic Circuits with Binary Moment Diagrams," in DAC, 1995, pp. 535-541.
5. D. Sahoo, S. Iyer, J. Jain, C. Stangier, A. Narayan, D. Dill, and E. Emerson, "A Partitioning Methodology for BDD-Based Verification," in FMCAD, 2004, pp. 399-413.
6. F. Aloul, M. Mneimneh, and K. Sakallah, "ZBDD-Based Backtrack Search SAT Solver." in IWLS, 2002, pp. 131-136.
7. R. Drechsler and B. Becker, "Ordered Kronecker functional decision diagrams-a data structure for representation and manipulation of Boolean functions," TCAD, vol. 17, no. 10, pp. 965-973, 1998.
8. R. Hegde and N. Shanbhag, "Energy-efficient signal processing via algorithmic noise-tolerance," in ISLPED, 1999, pp. 30-35.
9. R. Hegde and N. R. Shanbhag, "Soft digital signal processing," TVLSI, vol. 9, no. 6, pp. 813-823, 2001.
10. K. V. Palem, "Energy aware algorithm design via probabilistic computing: From algorithms and models to Moore's law and novel (semiconductor) devices," in CASES, 2003, pp. 113-116.
11. L. Leem, H. Cho, J. Bau, Q. A. Jacobson, and S. Mitra, "ERSA: Error Resilient System Architecture for probabilistic applications," in DATE, 2010, pp. 1560-1565.
12. V. Chippa, D. Mohapatra, A. Raghunathan, K. Roy, and S. Chakradhar, "Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency," in DAC, 2010, pp. 555-560.
13. N.Zhu, W. L. Goh, W. Zhang, K. Yeo, and Z. Kong, "Design of Low- Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing," TVLSI, vol. 18, no. 8, pp. 1225-1229, 2010.
14. A. K. Verma, P. Brisk, and P. Ienne, "Variable latency speculative addition: a new paradigm for arithmetic circuit design," in DATE, 2008, pp. 1250-1255.
15. P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading accuracy for power with an underdesigned multiplier architecture," in VLSI Design, 2011, pp. 346-351.
16. D. Mohapatra, V. Chippa, A. Raghunathan, and K. Roy, "Design of voltage-scalable meta functions for approximate computing," in DATE, 2011.
17. V. Gupta, D. Mohapatra, S. P. Park, A. Raghunathan, and K. Roy, "IMPACT: Imprecise adders for low-power approximate computing," in ISLPED, 2011, pp. 409-414.
18. J. Huang and J. Lach, "Exploring the fidelity-efficiency design space using imprecise arithmetic," in ASPDAC, 2011, pp. 579-584.
19. A. B. Kahng, S. Kang, R. Kumar, and J. Sartori, "Slack redistribution for graceful degradation under voltage overscaling," in ASPDAC, Jan 2010, pp. 825-831.
20. L. Wan and D. Chen, "Dynatune: Circuit-level optimization for timing speculation considering dynamic path behavior," in ICCAD, 2009, pp. 172-179.
21. M. R. Choudhury and F. Mohanram, "Approximate logic circuits for low overhead, non-intrusive concurrent error detection," in DATE, 2008, pp. 903-908.
22. D. Shin and S. K. Gupta, "Approximate logic synthesis for error tolerant applications," in DATE, 2010, pp. 957-960.
23. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T.Mudge, "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation," in MICRO, 2003, pp. 7-19.
24. K. Keutzer, S. Malik, and A. Saldanha, "Is redundancy necessary to reduce delay?" TCAD, vol. 10, no. 4, pp. 427-435, 1991.
25. Design Compiler Synopsys Inc.
26. Minisat, "http://minisat.se/.
27. CUDD, "http://vlsi.colorado.edu/fabio/cudd/.
28. MODELSIM, "http://www.model.com/.