An energy/security scalable encryption processor using an embedded variable voltage DC/DC converter

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 11, 1998, Pages 1799-1809

  Goodman, James ^b,c,d   Dancy, Abram P ^b,e   Chandrakasan, Anantha P ^a,b,f,g  

^a IEEE

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^c UNIVERSITY OF WATERLOO   (Canada)

^d Canadian Aviation Electronics Ltd   (Canada)

^e Synqor   (United States)

^f UNIVERSITY OF CALIFORNIA   (United States)

^g University of California ^*

Author keywords

CMOS digital integrated circuits; Cryptography; DC DC conversion; Low power; Modular multiplication; Reconfigurable architectures; Variable power supply

Indexed keywords

CMOS INTEGRATED CIRCUITS; CRYPTOGRAPHY; EMBEDDED SYSTEMS; ENERGY DISSIPATION; POWER CONVERTERS; PROGRAM PROCESSORS; SECURITY OF DATA;

EMBEDDED VARIABLE VOLTAGE DIRECT CURRENT/DIRECT CURRENT CONVERTERS; ENERGY/SECURITY SCALABLE ENCRYPTION PROCESSORS;

MICROPROCESSOR CHIPS;

EID: 0032202808     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.726580     Document Type: Article

References (28)

1. R. W. Brodersen," The network computer and its future," in 1997 IEEE Int. Solid State Circuits Dig. Tech. Papers, 1997, pp. 32-36.
2. D. Brown, "Techniques for privacy and authentication in personal communication systems," IEEE Personal Commun. Mag., pp. 6-10, Aug. 1995.
3. A. Aziz and W. Difne, "Privacy and authentication for wireless local area networks," IEEE Personal Commun. Mag., pp. 25-31, 1994.
4. J. Goodman and A. P. Chandrakasan, "Low power scalable encryption for wireless systems," ACM Wireless Networkes, pp. 55-70, Jan. 1998.
5. V. Gutnik and A. P. Chandrakasan, "Embedded power supply for low power DSP," IEEE Trains. VLSI Syst., vol. 5. pp. 425-135. Dec. 1997.
6. L. Blum, M. Blum, and M. Snub, "A simple unpredictable pseudorandom number generator," SIAM J. Comput., vol. 15, no. 2, pp. 364-383, May 1986.
7. U. V Vazirani and V. V. Vazirani, "Efficient and secure pseudo-random number generation," in Advances in Cryptology - Proc. CRYPTO '84, 1985, pp. 193-202
8. R. L. Rivest, A. Shamir, and L. M. Adleman, "A method for obtaining digital signatures and public-key cryptosystems," Commun. ACM, vol. 21, no. 2, pp. 120-126, Feb. 1979.
9. A. M. Odlyzko, "The future of integer factorization," CrypotoBytes, RSA Laboratories, vol. I, pp. 5-12, Summer 1995.
10. A. K. Lenstra, H. W. Lenstra, Jr., M. S. Manasse, and J. M. Pollard. "The number field sieve," in Proc. 22nd Ann. ACM Symp. Theory of Computing, 1990, pp. 564-572.
11. N. Takagi, "A radix-4 modular multiplication hardware algorithm for modular exponentiation," IEEE Trans. Comput., vol. 41, pp. 949-956. Aug. 1992.
12. E Modulo N," in Proc. 10th IEEt Symp. Computer Arithmetic, 1991, pp. 51-57.
13. H. Morita, "A fast modular-multiplication algorithm based on a higher radix," in Advances in Cnpulogy - Proc. CRYPTO '89, 1990, pp. 387-399.
14. P. Montgomery, "Modular multiplication without trial division," Math. Computatin, vol. 44, pp. 243-264, 1987.
15. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid State Circuits, vol. 27, pp. 473-484, Apr. 1992.
16. T. Barber, P. Carvey, and A. P. Chandrakasan, "Designing for wireless LAN Communications," IEEE Circuits Devices Mag., vol. 12 no. 4, pp. 29-33, 1996.
17. A. P. Chandrakasan, A. Burstein, and R. W. Brodersen, "A low-power chipset for a portable multimedia I/O terminal," IEEE J. Solid-State Clmats. vol. 29, pp. 1415-1428, Dec. 1994.
18. Powermill User's Manual, Synopsys Technologies, 1998.
19. G.-Y. Wei and M. Horowitz, "A low power switching power supply for self-Clocked sysannt," in Proc. 1996 Int. Symp. Lower Power Electronics and Design, 1996, pp. 313-318.
20. A.Dancy and A. P. Chandrakasan, "Ultra low power control circuits for PWM converters," in Proc. IEEE Power Electronics Specialists Conf., 1997, pp. 21-27.
21. R. J. Proebstieg, "Speed enhancement techniques for CMOS circuits," U.S. Patent 4985643.
22. T. Kuroda el al, "Variable Snpnly-vohage scheme for low-power highspeed CMOS digital design," IEEE J. Solid-State Circuits, vol. 33, PP. 454-462, Mar 1998.
23. J. Montanaro et al., "A 160-MHz. 32-b, 0.5-W CMOS RISC micropraceeor," IEEE J. Solid-State Circuits, vol. 31, pp. 1703-1714, Nov. 1996.
24. S. W. Golomb, Shift Register Sequences. San Francisco, CA: Holden-Day, 1967.
25. D. Coppersmith, H. Krawezyk, and Y. Mansour,"The shrinking generator," in Cryptology - Proc. CRYPTO '93, 1994, pp. 22-39.
26. C. G. Gunther,"Altemating step sequences controlled by de Bruijn sequences," in Advances in Cryptology - Proc. EUROCRYPT '87, 1988. PP. 5-14.
27. T. Beth and F. C. Piper, "The stop-and-go generator, "in Advances in Cryptology: Proc. EUROCRYPT '84, pp. 88-92.
28. P. R. Geffe, "How to protect data with ciphers that are really hard to break," Electronics, vol. 46, pp. 99-101, Jan. 1973