An approach to energy-error tradeoffs in approximate ripple carry adders

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2011, Pages 211-216

  Kedem, Zvi M ^a   Mooney, Vincent J ^b,c,d   Muntimadugu, Kirthi Krishna ^d,e   Palem, Krishna V ^d,e  

^a NEW YORK UNIVERSITY   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^c NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

^d Rice University   (United States)

^e NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Approximate Adders; Geometric Programming; Low Energy Circuits; Voltage Scaling

Indexed keywords

APPROXIMATE ADDERS; BIASED VOLTAGE; ERROR MINIMIZATION; FIXED ENERGY; GEOMETRIC PROGRAM; GEOMETRIC PROGRAMMING; LOW ENERGIES; MULTIPLE SUPPLY VOLTAGES; RIPPLE CARRY ADDERS; VOLTAGE SCALING;

LOW POWER ELECTRONICS; POWER ELECTRONICS;

ADDERS;

EID: 80052754056     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISLPED.2011.5993638     Document Type: Conference Paper

References (17)

1. L. Chakrapani, K. Muntimadugu, A. Lingamneni, J. George, and K. Palem, "Highly energy and performance efficient embedded computing through approximately correct arithmetic: A mathematical foundation and preliminary experimental validation," in Proc. of the IEEE/ACM Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2008, pp. 187-196.
2. S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. of the Intl. Conf. on Computer Aided Design, 2002.
3. T. Pering, T. Burd, and R. Brodersen, "The simulation and evaluation of dynamic voltage scaling algorithms," in Proc. of the Intl. Symp. on Low Power Electronics and Design, 1998, pp. 76-81.
4. J. Chang and M. Pedram, "Energy minimization using multiple supply voltages," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, no. 4, pp. 436-443, Dec. 1997. (Pubitemid 127768563)
5. A. Manzak and C. Chaktrabarti, "Variable voltage task scheduling algorithms for minimizing energy/power," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 2, pp. 270-276, 2003.
6. Y. Yeh, S. Kuo, and J. Jou, "Converter-free multiple-voltage scaling techniques for low-power CMOS digital design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1, pp. 172-176, 2001. (Pubitemid 32296874)
7. Y. Yeh and S. Kuo, "An optimization-based low-power voltage scaling technique using multiple supply voltages," in Proc. of the IEEE Intl. Symp. on Circuits and Systems, vol. 5, May 2001, pp. 535-538. (Pubitemid 32456469)
8. S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, and T. M. Krisztian Flautner, "Self-tuning dvs processor using delay-error detection and correction," in IEEE Journal of Solid-State Circuits(JSSC), 2006.
9. D. Ernst, N. S. Kim, S. Das, S. Lee, D. Blaauw, T. Austin, T. Mudge, and K. Flautner, "Razor: Circuit-level correction of timing errors for low-power operation," in IEEE MICRO special issue on Top Picks From Microarchitecture Conferences of 2004, 2005.
10. J. George, B. Marr, B. Akgul, and K. Palem, "Probabilistic arithmetic and energy efficient embedded signal processing," in Proc. of the IEEE/ACM Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2006, pp. 158-168. (Pubitemid 47113104)
11. S. Cheemalavagu, P. Korkmaz, K. V. Palem, B. E. S. Akgul, and L. N. Chakrapani, "A probabilistic CMOS switch and its realization by exploiting noise," in Proc. of the IFIP Intl. Conf. on Very Large Scale Integration (VLSI-SoC), 2005, pp. 452-457.
12. T. Kamei, T. Yamada, T. Koike, M. Ito, T. Irita, K. Nitta, T. Hattori, and S. Yoshioka, "A 65nm dual-mode baseband and multimedia application processor soc with advanced power and memory management," in Proc. of the Asia and South Pacific Design Automation Conf., 2009, pp. 535-539.
13. AMD, "AMD Turion X2 Ultra and Turion X2 Key Architecture Features," http://www.amd.com/uk/products/notebook/processors/turion-x2/ Pages/turion-x2-mobile-features.aspx, 2010.
14. J.-M. Chang and M. Pedram, "Energy minimization using multiple supply voltages," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 5, no. 4, pp. 436 -443, Dec. 1997. (Pubitemid 127768563)
15. Z. Kedem, V. Mooney, K. K. Muntimadugu, and K. Palem, "Optimizing energy to minimize errors in approximate ripple carry adders," Rice University Technical Report, vol. TR11-02, 2011.
16. S. Boyd, S. Kim, L. Vandenberghe, and A. Hassibi, "A tutorial on geometric programming," Optimization and Engineering, vol. 8, no. 1, pp. 67-127, 2007. (Pubitemid 46844969)
17. A. Mutapcic, K. Koh, S. Kim, and S. Boyd, "GGPLAB: A MATLAB toolbox for geometric programming," 2006.