Enhanced low-power high-speed adder for error-tolerant application

2010 International SoC Design Conference, ISOCC 2010

Volumn , Issue , 2010, Pages 323-327

  Zhu, Ning ^a   Goh, Wang Ling ^a   Wang, Gang ^a   Yeo, Kiat Seng ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Adders; Error rate; Error tolerance (ET); High speed integrated circuits; Low power design

Indexed keywords

DESIGN CONSIDERATIONS; ERROR RATE; ERROR TOLERANT; HIGH SPEED INTEGRATED CIRCUITS; HIGH-SPEED; HIGH-SPEED ADDERS; LARGE DATA; LOW POWER; LOW-POWER DESIGN; POWER CONSUMPTION; SPEED PERFORMANCE; SUB-100 NM;

DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUITS; SPEED;

ADDERS;

EID: 79851489663     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SOCDC.2010.5682905     Document Type: Conference Paper

References (10)

1. Ning Zhu, Wang Ling Goh, and Kiat Seng Yeo, "An Enhanced Low- Power High-Speed Adder For Error-Tolerant Application", International Symposium on Integrated Circuits (ISIC 2009), Singapore, 14 to 16 December 2009, Singapore, pp. 69-72.
2. Melvin A. Breuer, "Let's think analog," in Proc. of the IEEE Computer Society Annual Symposium on VLSI, 2005.
3. M. A. Breuer and H. Zhu, "An Illustrated Methodology for Analysis of Error Tolerance," IEEE Design and Test Magazine, pp. 168-177, 2008.
4. H. Kakavand and A. El Gamal, "On Energy-Reliability Tradeoff in analog-to-Digital Converters with Imperfect Comparators," Proc. 40th Ann. Conf. Information Sciences and Systems (CISS 06), pp. 1366-1371; http://www288.pair.com/ciss/ciss/numbered/297.pdf.
5. I.S. Chong and A. Ortega, "Hardware Testing for Error Tolerant Multimedia Compression Based on Linear Transforms," Proc. 20th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT 05), IEEE CS Press, pp. 523-534, 2005.
6. H. Chung and A. Ortega, "Analysis and Testing for ErrorTolerant Motion Estimation," Proc. 20th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems (DFT 05), IEEE CS Press, pp. 514-522, 2005.
7. Zhu Ning, Zhang Weijia, Goh Wang Ling, Yeo Kiat Seng, and Kong Zhi Hui, "Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing", accepted for publication in IEEE Transactions on Very Large Scale Integration Systems II.
8. M. Lehman and N. Burla, "Skip techniques for high-speed carry propagation in binary arithmetic units," IRE Trans. on Electronic Computers, vol. EC-10, pp. 691-698, December 1962.
9. O. Bedrij, "Carry select adder," IRE Trans. on Electronic Computers, vol. EC-11, pp. 340-346, 1962.
10. O. MacSorley, "High speed arithmetic in binary computers," IRE proceedings vol.49, pp. 67-91, 1961.